HIGH-VOLTAGE, HIGH-CURRENT DARLINGTON ARRAYS
| Parameter Name | Attribute value |
| Is it Rohs certified? | incompatible |
| Maker | Allegro |
| Parts packaging code | DIP |
| package instruction | IN-LINE, R-CDIP-T18 |
| Contacts | 18 |
| Reach Compliance Code | unknow |
| ECCN code | EAR99 |
| Other features | HIGH RELIABILITY |
| Collector-emitter maximum voltage | 95 V |
| Configuration | 8 BANKS, DARLINGTON WITH BUILT-IN DIODE AND RESISTOR |
| Minimum DC current gain (hFE) | 1000 |
| JESD-30 code | R-CDIP-T18 |
| JESD-609 code | e0 |
| Number of components | 8 |
| Number of terminals | 18 |
| Package body material | CERAMIC, METAL-SEALED COFIRED |
| Package shape | RECTANGULAR |
| Package form | IN-LINE |
| Peak Reflow Temperature (Celsius) | NOT SPECIFIED |
| Polarity/channel type | NPN |
| Certification status | Not Qualified |
| surface mount | NO |
| Terminal surface | Tin/Lead (Sn/Pb) |
| Terminal form | THROUGH-HOLE |
| Terminal location | DUAL |
| Maximum time at peak reflow temperature | NOT SPECIFIED |
| transistor applications | SWITCHING |
| Transistor component materials | SILICON |
京公网安备 11010802033920号
EEWORLD
