datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > storage> storage> BS616LV4017EIG55
PDF
Preview

BS616LV4017EIG55

Description
Standard SRAM, 256KX16, 55ns, CMOS, PDSO44, GREEN, TSOP-2-44
Categorystorage    storage   
File Size242KB，11 Pages
ManufacturerBrilliance
Environmental Compliance
Download Datasheet Parametric View All

BS616LV4017EIG55 Overview

Standard SRAM, 256KX16, 55ns, CMOS, PDSO44, GREEN, TSOP-2-44

BS616LV4017EIG55 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerBrilliance
Parts packaging codeTSOP2
package instructionTSOP2, TSOP44,.46,32
Contacts44
Reach Compliance Codeunknown
ECCN code3A991.B.2.A
Maximum access time55 ns
I/O typeCOMMON
JESD-30 codeR-PDSO-G44
length18.41 mm
memory density4194304 bit
Memory IC TypeSTANDARD SRAM
memory width16
Humidity sensitivity level3
Number of functions1
Number of terminals44
word count262144 words
character code256000
Operating modeASYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize256KX16
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTSOP2
Encapsulate equivalent codeTSOP44,.46,32
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE
Parallel/SerialPARALLEL
power supply2.5/5 V
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum standby current0.0000015 A
Minimum standby current1.5 V
Maximum slew rate0.065 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationDUAL
width10.16 mm

BS616LV4017EIG55 Preview

Very Low Power CMOS SRAM
256K X 16 bit
Pb-Free and Green package materials are compliant to RoHS
BS616LV4017
FEATURES
Wide V
CC
operation voltage : 2.4V ~ 5.5V
Very low power consumption :
Operation current : 27mA (Max.) at 55ns
V
CC
= 3.0V
2mA (Max.) at 1MHz
O
Standby current : 2/4uA (Max.) at 70/85 C
Operation current : 65mA (Max.) at 55ns
V
CC
= 5.0V
10mA (Max.) at 1MHz
O
Standby current : 10/20uA (Max.) at 70/85 C
High speed access time :
-55
55ns(Max.) at V
CC
=3.0~5.5V
-70
70ns(Max.) at V
CC
=2.7~5.5V
Automatic power down when chip is deselected
Easy expansion with CE and OE options
I/O Configuration x8/x16 selectable by LB and UB pin.
Three state outputs and TTL compatible
Fully static operation
Data retention supply voltage as low as 1.5V
DESCRIPTION
The BS616LV4017 is a high performance, very low power CMOS
Static Random Access Memory organized as 262,144 by 16 bits and
operates form a wide range of 2.4V to 5.5V supply voltage.
Advanced CMOS technology and circuit techniques provide both
high speed and low power features with maximum CMOS standby
current of 4/20uA at Vcc=3/5V at 85 C and maximum access time of
55/70ns.
Easy memory expansion is provided by an active LOW chip enable
(CE) and active LOW output enable (OE) and three-state output
drivers.
The BS616LV4017 has an automatic power down feature, reducing
the power consumption significantly when chip is deselected.
The BS616LV4017 is available in DICE form, JEDEC standard
44-pin TSOP II and 48-ball BGA package.
O
POWER CONSUMPTION
POWER DISSIPATION
PRODUCT
FAMILY
BS616LV4017DC
BS616LV4017AC
BS616LV4017EC
BS616LV4017AI
BS616LV4017EI
Industrial
O
-40 C to +85 C
O
OPERATING
TEMPERATURE
STANDBY
(I
CCSB1
, Max)
Operating
(I
CC
, Max)
PKG TYPE
V
CC
=3.0V
10MHz
f
Max.
V
CC
=5.0V
V
CC
=3.0V
1MHz
V
CC
=5.0V
10MHz
f
Max.
1MHz
Commercial
O
O
+0 C to +70 C
DICE
10uA
2.0uA
9mA
39mA
63mA
1.5mA
14mA
26mA
BGA-48-0608
TSOP II-44
20uA
4.0uA
10mA
40mA
65mA
2mA
15mA
27mA
BGA-48-0608
TSOP II-44
PIN CONFIGURATIONS
A4
A3
A2
A1
A0
CE
DQ0
DQ1
DQ2
DQ3
VCC
VSS
DQ4
DQ5
DQ6
DQ7
WE
A17
A16
A15
A14
A13
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
1
A
B
C
D
E
F
G
H
LB
D8
D9
VSS
VCC
D14
D15
NC
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
6
NC
D0
D2
VCC
VSS
D6
D7
NC
A5
A6
A7
OE
UB
LB
DQ15
DQ14
DQ13
DQ12
VSS
VCC
DQ11
DQ10
DQ9
DQ8
NC
A8
A9
A10
A11
A12
BLOCK DIAGRAM
BS616LV4017EC
BS616LV4017EI
A12
A11
A10
A9
A8
A5
A6
A7
A4
A3
Address
Input
Buffer
10
Row
Decoder
1024
Memory Array
1024 x 4096
4096
DQ0
.
.
.
.
.
.
DQ15
16
.
.
.
.
.
.
16
Data
Output
Buffer
16
256
Column Decoder
8
Control
Address Input Buffer
Data
Input
Buffer
16
Column I/O
Write Driver
Sense Amp
2
OE
UB
D10
D11
D12
D13
NC
A8
3
A0
A3
A5
A17
NC
A14
A12
A9
4
A1
A4
A6
A7
A16
A15
A13
A10
5
A2
CE
D1
D3
D4
D5
WE
A11
CE
WE
OE
UB
LB
V
CC
V
SS
A13 A14 A15 A16 A17 A0 A1 A2
48-ball BGA top view
Brilliance Semiconductor, Inc.
reserves the right to modify document contents without notice.
R0201-BS616LV4017
1
Revision
1.4
Oct.
2008
BS616LV4017
PIN DESCRIPTIONS
Name
A0-A17 Address Input
CE Chip Enable Input
Function
These 18 address inputs select one of the 262,144 x 16-bit in the RAM
CE is active LOW. Chip enable must be active when data read form or write to the
device. If chip enable is not active, the device is deselected and is in standby power
mode. The DQ pins will be in the high impedance state when the device is deselected.
WE Write Enable Input
The write enable input is active LOW and controls read and write operations. With the
chip selected, when WE is HIGH and OE is LOW, output data will be present on the
DQ pins; when WE is LOW, the data present on the DQ pins will be written into the
selected memory location.
OE Output Enable Input
The output enable input is active LOW. If the output enable is active while the chip is
selected and the write enable is inactive, data will be present on the DQ pins and they
will be enabled. The DQ pins will be in the high impendence state when OE is inactive.
LB and UB Data Byte Control Input
DQ0-DQ15 Data Input/Output
Ports
V
CC
V
SS
Lower byte and upper byte data input/output control pins.
There 16 bi-directional ports are used to read data from or write data into the RAM.
Power Supply
Ground
TRUTH TABLE
MODE
Chip De-selected
(Power Down)
CE
H
X
L
L
WE
X
X
H
H
OE
X
X
H
H
LB
X
H
L
X
L
UB
X
H
X
L
L
L
H
L
L
H
IO0~IO7
High Z
High Z
High Z
High Z
D
OUT
High Z
D
OUT
D
IN
X
D
IN
IO8~IO15
High Z
High Z
High Z
High Z
D
OUT
D
OUT
High Z
D
IN
D
IN
X
V
CC
CURRENT
I
CCSB
, I
CCSB1
I
CCSB
, I
CCSB1
I
CC
I
CC
I
CC
I
CC
I
CC
I
CC
I
CC
I
CC
Output Disabled
Read
L
H
L
H
L
L
Write
L
L
X
H
L
NOTES: H means V
IH
; L means V
IL
; X means don’t care (Must be V
IH
or V
IL
state)
R0201-BS616LV4017
2
Revision
1.4
Oct.
2008
BS616LV4017
ABSOLUTE MAXIMUM RATINGS
(1)
SYMBOL
V
TERM
T
BIAS
T
STG
P
T
I
OUT
OPERATING RANGE
UNITS
V
O
PARAMETER
Terminal Voltage with
Respect to GND
Temperature Under
Bias
Storage Temperature
Power Dissipation
DC Output Current
RATING
-0.5
(2)
RANG
Commercial
Industrial
AMBIENT
TEMPERATURE
0 C to + 70 C
-40 C to + 85 C
O
O
O
O
V
CC
2.4V ~ 5.5V
2.4V ~ 5.5V
to 7.0
-40 to +125
-60 to +150
1.0
20
C
C
O
W
mA
CAPACITANCE
(1)
(T
A
= 25
O
C, f = 1.0MHz)
SYMBOL PAMAMETER CONDITIONS MAX. UNITS
C
IN
C
IO
Input
Capacitance
Input/Output
Capacitance
V
IN
= 0V
V
I/O
= 0V
6
8
pF
pF
1. Stresses greater than those listed under ABSOLUTE
MAXIMUM RATINGS may cause permanent damage to the
device. This is a stress rating only and functional operation of
the device at these or any other conditions above those
indicated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions for
extended periods may affect reliability.
2. –2.0V in case of AC pulse width less than 30 ns.
1. This parameter is guaranteed and not 100% tested.
DC ELECTRICAL CHARACTERISTICS (T
A
= -40
O
C to +85
O
C)
PARAMETER
NAME
V
CC
V
IL
V
IH
I
IL
I
LO
V
OL
V
OH
I
CC
(5)
I
CC1
I
CCSB
I
CCSB1
(6)
PARAMETER
Power Supply
Input Low Voltage
TEST CONDITIONS
MIN.
2.4
-0.5
(2)
TYP.
(1)
--
--
MAX.
5.5
0.8
(3)
UNITS
V
V
Input High Voltage
V
IN
= 0V to V
CC
CE= V
IH
V
I/O
= 0V to V
CC
,
CE= V
IH
or OE = V
IH
V
CC
= Max, I
OL
= 2.0mA
V
CC
= Min, I
OH
= -1.0mA
CE = V
IL
,
I
IO
= 0mA, f = F
MAX
CE = V
IL
,
I
IO
= 0mA, f = 1MHz
CE = V
IH
,
I
IO
= 0mA
CE≧V
CC
-0.2V
V
IN
≧V
CC
-0.2V or V
IN
≦0.2V
(4)
2.2
--
V
CC
+0.3
1
V
Input Leakage Current
--
--
uA
Output Leakage Current
--
--
1
uA
Output Low Voltage
--
--
0.4
V
Output High Voltage
Operating Power Supply
Current
Operating Power Supply
Current
Standby Current – TTL
2.4
V
CC
=3.0V
V
CC
=5.0V
V
CC
=3.0V
V
CC
=5.0V
V
CC
=3.0V
V
CC
=5.0V
V
CC
=3.0V
V
CC
=5.0V
--
--
--
27
65
2
10
1.0
2.0
4.0
20
V
mA
--
--
--
mA
--
--
0.25
1.5
mA
Standby Current – CMOS
O
--
uA
1. Typical characteristics are at T
A
=25 C and not 100% tested.
2. Undershoot: -1.0V in case of pulse width less than 20 ns.
3. Overshoot: V
CC
+1.0V in case of pulse width less than 20 ns.
4. F
MAX
=1/t
RC.
O
5. I
CC (MAX.)
is 26mA/63mA at V
CC
=3.0V/5.0V and T
A
=70 C.
O
6. I
CCSB1(MAX.)
is 2.0uA/10uA at V
CC
=3.0V/5.0V and T
A
=70 C.
R0201-BS616LV4017
3
Revision
1.4
Oct.
2008
BS616LV4017
DATA RETENTION CHARACTERISTICS (T
A
= -40
O
C to +85
O
C)
SYMBOL
V
DR
I
CCDR
(3)
t
CDR
t
R
PARAMETER
V
CC
for Data Retention
Data Retention Current
Chip Deselect to Data
Retention Time
See Retention Waveform
Operation Recovery Time
O
TEST CONDITIONS
CE≧V
CC
-0.2V
V
IN
≧V
CC
-0.2V or V
IN
≦0.2V
CE≧V
CC
-0.2V
V
IN
≧V
CC
-0.2V or V
IN
≦0.2V
MIN.
1.5
TYP.
(1)
--
MAX.
--
UNITS
V
--
0.1
1.5
uA
0
(2)
--
--
ns
t
RC
--
--
ns
1. V
CC
=1.5V, T
A
=25 C and not 100% tested.
2. t
RC
= Read Cycle Time.
O
3. I
CCDR(Max.)
is 1.0uA at T
A
=70 C.
LOW V
CC
DATA RETENTION WAVEFORM (CE Controlled)
Data Retention Mode
V
CC
V
CC
V
DR
≧1.5V
V
CC
t
CDR
V
IH
CE≧V
CC
- 0.2V
t
R
V
IH
CE
AC TEST CONDITIONS
(Test Load and Input/Output Reference)
Input Pulse Levels
Input Rise and Fall Times
Input and Output Timing
Reference Level
Output Load
t
CLZ
, t
OLZ
, t
CHZ
, t
OHZ
, t
WHZ
Others
Vcc / 0V
1V/ns
0.5Vcc
C
L
= 5pF+1TTL
C
L
= 30pF+1TTL
ALL INPUT PULSES
1 TTL
Output
C
L
(1)
KEY TO SWITCHING WAVEFORMS
WAVEFORM
INPUTS
MUST BE
STEADY
MAY CHANGE
FROM “H” TO “L”
MAY CHANGE
FROM “L” TO “H”
DON’T CARE
ANY CHANGE
PERMITTED
DOES NOT
APPLY
OUTPUTS
MUST BE
STEADY
WILL BE CHANGE
FROM “H” TO “L”
WILL BE CHANGE
FROM “L” TO “H”
CHANGE :
STATE UNKNOW
CENTER LINE IS
HIGH INPEDANCE
“OFF” STATE
V
CC
GND
10%
90%
90%
10%
→ ←
Rise Time:
1V/ns
→ ←
Fall Time:
1V/ns
1. Including jig and scope capacitance.
R0201-BS616LV4017
4
Revision
1.4
Oct.
2008
BS616LV4017
AC ELECTRICAL CHARACTERISTICS (T
A
= -40
O
C to +85
O
C)
READ CYCLE
JEDEC
PARANETER
PARAMETER
NAME
NAME
DESCRIPTION
Read Cycle Time
Address Access Time
Chip Select Access Time
Data Byte Control Access Time
Output Enable to Output Valid
Chip Select to Output Low Z
Data Byte Control to Output Low Z
Output Enable to Output Low Z
Chip Select to Output High Z
(CE)
(CE)
(LB, UB)
(CE)
(LB, UB)
CYCLE TIME : 55ns
(V
CC
=3.0~5.5V)
MIN.
55
--
--
--
--
10
10
5
--
--
--
10
TYP.
--
--
--
--
--
--
--
--
--
--
--
--
MAX.
--
55
55
55
30
--
--
--
30
30
25
--
CYCLE TIME : 70ns
(V
CC
=2.7~5.5V)
MIN.
70
--
--
--
--
10
10
5
--
--
--
10
TYP.
--
--
--
--
--
--
--
--
--
--
--
--
MAX.
--
70
70
70
35
--
--
--
35
35
30
--
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
UNITS
t
AVAX
t
AVQX
t
ELQV
t
BLQV
t
GLQV
t
ELQX
t
BLQX
t
GLQX
t
EHQZ
t
BHQZ
t
GHQZ
t
AVQX
t
RC
t
AA
t
ACS
t
BA
t
OE
t
CLZ
t
BE
t
OLZ
t
CHZ
t
BDO
t
OHZ
t
OH
Data Byte Control to Output High Z (LB, UB)
Output Enable to Output High Z
Data Hold from Address Change
SWITCHING WAVEFORMS (READ CYCLE)
READ CYCLE 1
(1,2,4)
t
RC
ADDRESS
t
OH
D
OUT
t
AA
t
OH
R0201-BS616LV4017
5
Revision
1.4
Oct.
2008
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

Recommended Resources

Cut-off tube control charging delay circuit

Anti-interference voice control switch

Schmitt trigger with reverse phase output

Differential input and output circuit

Presettable analog timer circuit diagram

The internal circuit of TDA7000 and its basic receiving circuit

About DSP28335 SPI transmission
#include "DSP2833x_Device.h" #include "DSP2833x_Examples.h" unsigned char table[]={0xC0, //"0"0xF9, //"1"0xA4, //"2"0xB0, //"3"0x99, //"4"0x92, //"5"0x82, //"6"0xF8, //"7"0x80, //"8"0x90, //"9"0x88, /...
Aguilera DSP and ARM Processors
LPC LINK_The LPCXpresso Board for LPC1227 LPC1114 New Learning Board Free Shipping
[list] [*][size=4]Board A:[/size][size=4]Programmer chip is LPC3154 BGA package[/size][size=4]Target chip: LPC1227 Only two left 120 free shipping[/size] [*][size=4] [/size] [*][size=4]Board B:[size=4...
desk1983 Buy&Sell
runaway modprobe loop assumed and stopped
Hello, I am a beginner. When loading the YAFFS file system, the following error occurs: runaway modprobe loop assumed and stopped runaway modprobe loop assumed and stopped kmod: failed to exec /sbin/m...
niuhaibing Embedded System
Help writing papers
Who can help me write an English paper on wireless power transmission? 2000 yuan for 7000 words. If you have any, please contact me. [email]zhangyc.2ck@163.com[/email]...
yunchuan RF/Wirelessly
Thirteen typical application circuits of light-emitting diode indicator lights
[align=center][font=宋体][size=5][color=#0000ff][b]1. LED DC power indicator circuit[/b][/color][/size][/font][/align][font=宋体][size=4][color=#0000ff][b]1. DC LED indicator circuit[/b][/color][/size][/f...
tiankai001 Analog electronics
Can I set FLASH read protection using JTAG?
Same as above...
fengliubear stm32/stm8
Shortcut:   E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components

  1. 1N5279DTRE3
  2. JAN1N4572A-1-3
  3. ATS-10H-59-C3-R0
  4. 770101102P
  5. M80-4T13801F3-00-321-12-321
  6. TMM-129-04-H-D-SM-14-P-M-A-TR
  7. ACVX1220L-001.000MHZ-L-R-S-N30-Q30
  8. PH1-GI2FC4125
  9. 2SA1700D(TO-251)
  10. UF800_03
  11. BZX84C28_R2_00001
  12. CBD40120LCT_T0_10001

Popular Articles

  1. Tianhua Super Clean: Plans to invest 2.5 billion yuan to build a 60,000-ton annual battery-grade lithium hydroxide production line
  2. Toyota announces 1.5 trillion yen investment in battery research and development by 2030
  3. 4412 SPI Driver
  4. Apple Support app 4.4.2 update can show AirPods generation
  5. STM8L151C8 MCU learning routine (5)——TIMER1 timing 0.5s
  6. The basic principle of vector network analyzer
  7. OPPO Reno7 Z decrypted: rear triple camera supports 33W fast charging
  8. Vietnam is attracting more and more investment from US companies such as Intel
  9. Multiple ways to realize free port communication between Siemens S7-200PLC and PC
  10. What are the characteristics of the moisture resistance microbial penetration tester?

Technical ResourceMore

  1. Selection Sort.zip
  2. TI_Switching Power Supply Basics
  3. Introduction to ibis model files
  4. Application of air gap in ferrite core
  5. Basic points of switching power supply PCB layout (classic)
  6. Charger information
  7. Engineering Electromagnetic Compatibility
  8. Theoretical basis of electromagnetic field
  9. Metal soft magnetic powder core suitable for high frequency era
  10. ucGUI Chinese Manual Tutorial

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 284  1065  1292  403  393  6  22  27  9  8 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号