HEF4543B
BCD to 7-segment latch/decoder/driver
Rev. 6 — 17 November 2011
Product data sheet
1. General description
The HEF4543B is a BCD to 7-segment latch/decoder/driver for liquid crystal and LED
displays. It has four address inputs (D0 to D3), an active LOW latch enable input (LE), an
active HIGH blanking input (BL), an active HIGH phase input (PH) and seven buffered
segment outputs (Qa to Qg).
The circuit provides the function of a 4-bit storage latch and an 8-4-2-1 BCD to 7-segment
decoder/driver. It can invert the logic levels of the output combination. The phase (PH),
blanking (BL) and latch enable (LE) inputs are used to reverse the function table phase,
blank the display and store a BCD code, respectively.
For liquid crystal displays, a square-wave is applied to PH and the electrical common
back-plane of the display. The outputs of the device are directly connected to the
segments of the liquid crystal.
It operates over a recommended V
DD
power supply range of 3 V to 15 V referenced to V
SS
(usually ground). Unused inputs must be connected to V
DD
, V
SS
, or another input.
2. Features and benefits
Fully static operation
5 V, 10 V, and 15 V parametric ratings
Standardized symmetrical output characteristics
Specified from
40 C
to +85
C
Complies with JEDEC standard JESD 13-B
3. Ordering information
Table 1.
Ordering information
All types operate from
40
C to +85
C
Type number
HEF4543BP
HEF4543BT
Package
Name
DIP16
SO16
Description
plastic dual in-line package; 16-leads (300 mil)
plastic small outline package; 16 leads; body width 3.9 mm
Version
SOT38-4
SOT109-1
NXP Semiconductors
HEF4543B
BCD to 7-segment latch/decoder/driver
4. Functional diagram
5
D0
1 LE
3
D1
LATCHES
2
D2
4
D3
7 BL
DECODER
6 PH
DRIVERS
Qg
14
Qf
15
Qe
13
Qd
12
Qc
11
Qb
10
Qa
9
001aae742
Fig 1.
Functional diagram
HEF4543B
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 6 — 17 November 2011
2 of 17
NXP Semiconductors
HEF4543B
BCD to 7-segment latch/decoder/driver
BL
D0
Qa
D1
Qb
Qc
D2
Qd
Qe
D3
Qf
Qg
LE
PH
001aae744
Fig 2.
Logic diagram
HEF4543B
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 6 — 17 November 2011
3 of 17
NXP Semiconductors
HEF4543B
BCD to 7-segment latch/decoder/driver
5. Pinning information
5.1 Pinning
HEF4543B
LE
D2
D1
D3
D0
PH
BL
V
SS
1
2
3
4
5
6
7
8
001aae743
16 V
DD
15 Qf
14 Qg
13 Qe
12 Qd
11 Qc
10 Qb
9
Qa
Fig 3.
Pin configuration
5.2 Pin description
Table 2.
Symbol
LE
D0 to D3
PH
BL
V
SS
Qa to Qg
V
DD
Pin description
Pin
1
5, 3, 2, 4
6
7
8
9, 10, 11, 12, 13, 15, 14
16
Description
latch enable input (active LOW)
address (data) input
phase input (active HIGH)
blanking input (active HIGH)
ground supply voltage
segment output
supply voltage
HEF4543B
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 6 — 17 November 2011
4 of 17
NXP Semiconductors
HEF4543B
BCD to 7-segment latch/decoder/driver
6. Functional description
Table 3.
Inputs
LE
X
H
H
H
H
H
H
H
H
H
H
H
H
L
BL
H
L
L
L
L
L
L
L
L
L
L
L
L
L
PH
[2]
D3
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
X
L
L
L
L
L
L
L
L
H
H
H
H
X
D2
X
L
L
L
L
H
H
H
H
L
L
L
H
X
D1
X
L
L
H
H
L
L
H
H
L
L
H
X
X
D0
X
L
H
L
H
L
H
L
H
L
H
X
X
X
Function table
[1]
Outputs
Qa
L
H
L
H
H
L
H
H
H
H
H
L
L
n.c.
inverse of above
Qb
L
H
H
H
H
H
L
L
H
H
H
L
L
Qc
L
H
H
L
H
H
H
H
H
H
H
L
L
Qd
L
H
L
H
H
L
H
H
L
H
H
L
L
Qe
L
H
L
H
L
L
L
H
L
H
L
L
L
Qf
L
H
L
L
L
H
H
H
L
H
H
L
L
Qg
L
L
L
H
H
H
H
H
L
H
H
L
L
Display
blank
0
1
2
3
4
5
6
7
8
9
blank
blank
n.c
as above
as above
[1]
[2]
as above
H = HIGH voltage level; L = LOW voltage level; X = don’t care; n.c. = no change.
For liquid crystal displays, apply a square-wave to PH;
For common cathode LED displays, select PH = LOW;
For common anode LED displays, select PH = HIGH.
a
f
e
g
d
b
c
001aaj494
Fig 4.
Seven segment digital display with segment designation
7. Limiting values
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol
V
DD
V
I
I
I/O
T
stg
T
amb
HEF4543B
Parameter
supply voltage
input voltage
input/output current
storage temperature
ambient temperature
Conditions
Min
0.5
0.5
-
65
40
Max
+18
V
DD
+ 0.5
10
+150
+85
Unit
V
V
mA
C
C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 6 — 17 November 2011
5 of 17
京公网安备 11010802033920号
EEWORLD
