ZPSD412A1-20LI datasheet, PDF - EEWORLD Datasheet

ZPSD412A1-20LI: DescriptionParallel I/O Port, 40 I/O, CMOS, CQCC68,; CategoryThe embedded processor and controller Microcontrollers and processors; File Size2MB，108 Pages; ManufacturerWaferscale Integration Inc.

Download Datasheet Parametric View All

ZPSD412A1-20LI Overview

Parallel I/O Port, 40 I/O, CMOS, CQCC68,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Waferscale Integration Inc.
Reach Compliance Code	unknown
Maximum access time	2e-7 ns
Other features	GENERAL PURPOSE ZPLD
maximum clock frequency	34.48 MHz
External data bus width	8
JESD-30 code	S-GQCC-J68
JESD-609 code	e0
Number of I/O lines	40
Number of ports	5
Number of terminals	68
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	QCCJ
Encapsulate equivalent code	LDCC68,1.0SQ
Package shape	SQUARE
Package form	CHIP CARRIER
power supply	5 V
Certification status	Not Qualified
ROM size (bits)	512 Bits
Maximum standby current	0.00002 A
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	QUAD
UV erasable	Y
uPs/uCs/peripheral integrated circuit type	PARALLEL IO PORT, GENERAL PURPOSE

[Serial] [ALIENTEK Battleship STM32 Development Board] STM32 Development Guide--Chapter 61 Battleship STM32 Comprehensive Experiment: [b][font=宋体]Chapter 61[/font] [font=宋体]Battleship[/font]STM32[font=宋体]Development Board Comprehensive Experiment[/font][/b][align=left] [font=宋体]We have already told you about[/font]55[font=宋体]example...; 正点原子 stm32/stm8

Analysis of C64x+ CACHE consistency issues: At any time, when the Core or other Master accesses data in the memory, due to the existence of CACHE, it cannot obtain the most recently updated data, which will cause a CACHE consistency problem. It...; Aguilera DSP and ARM Processors

Can Pspice use PWM pulse signal source to do AC Sweep?: [table=98%,rgb(238, 238, 238)] [tr][td]As the title says, the Vpulse in the source library of Cadence Pspice cannot be used for AC SWEEP analysis. I only found the SIN signal source for AC in it. Is t...; nevermore151237 Analog electronics

Don’t all design applications require 5G?: Excerpted from eeworldonline, Jon GabayToday almost everyone has wireless service. Since the early days of analog wireless service and the introduction of digital 3G and 4G, most companies have relied...; okhxyyo Robotics Development

【Uncle T's Library】Three Heroes of Hacker Attack and Defense: [font=楷体,楷体_GB2312][size=4]Uncle T has something to say:[/size][/font] [color=#ff00][backcolor=rgb(239, 245, 249)][font=黑体][size=4]Hackers, mysterious figures in legends. Looking at these three heroes...; tyw Download Centre

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components