EEWORLDEEWORLDEEWORLD

Part Number

Search

PCA9517DP118

Description
Level translating I2C-bus repeater
File Size107KB,19 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Download Datasheet Compare View All

PCA9517DP118 Online Shopping

Suppliers Part Number Price MOQ In stock  
PCA9517DP118 - - View Buy Now

PCA9517DP118 Overview

Level translating I2C-bus repeater

PCA9517
Level translating I
2
C-bus repeater
Rev. 03 — 30 January 2007
Product data sheet
1. General description
The PCA9517 is a CMOS integrated circuit that provides level shifting between low
voltage (down to 0.9 V) and higher voltage (2.7 V to 5.5 V) I
2
C-bus or SMBus applications.
While retaining all the operating modes and features of the I
2
C-bus system during the
level shifts, it also permits extension of the I
2
C-bus by providing bidirectional buffering for
both the data (SDA) and the clock (SCL) lines, thus enabling two buses of 400 pF. Using
the PCA9517 enables the system designer to isolate two halves of a bus for both voltage
and capacitance. The SDA and SCL pins are over voltage tolerant and are
high-impedance when the PCA9517 is unpowered.
The 2.7 V to 5.5 V bus B-side drivers behave much like the drivers on the PCA9515A
device, while the adjustable voltage bus A-side drivers drive more current and eliminate
the static offset voltage. This results in a LOW on the B-side translating into a nearly 0 V
LOW on the A-side which accommodates smaller voltage swings of lower voltage logic.
The static offset design of the B-side PCA9517 I/O drivers prevent them from being
connected to another device that has rise time accelerator including the PCA9510,
PCA9511, PCA9512, PCA9513, PCA9514, PCA9515A, PCA9516A, PCA9517 (B-side),
or PCA9518. The A-side of two or more PCA9517s can be connected together, however,
to allow a star topography with the A-side on the common bus, and the A-side can be
connected directly to any other buffer with static or dynamic offset voltage. Multiple
PCA9517s can be connected in series, A-side to B-side, with no build-up in offset voltage
with only time of flight delays to consider.
The PCA9517 drivers are not enabled unless V
CCA
is above 0.8 V and V
CC
is above 2.5 V.
The EN pin can also be used to turn the drivers on and off under system control. Caution
should be observed to only change the state of the enable pin when the bus is idle.
The output pull-down on the B-side internal buffer LOW is set for approximately 0.5 V,
while the input threshold of the internal buffer is set about 70 mV lower (0.43 V). When the
B-side I/O is driven LOW internally, the LOW is not recognized as a LOW by the input.
This prevents a lock-up condition from occurring. The output pull-down on the A-side
drives a hard LOW and the input level is set at 0.3V
CCA
to accommodate the need for a
lower LOW level in systems where the low voltage side supply voltage is as low as 0.9 V.
2. Features
I
2 channel, bidirectional buffer isolates capacitance and allows 400 pF on either side of
the device
I
Voltage level translation from 0.9 V to 5.5 V and from 2.7 V to 5.5 V
I
Footprint and functional replacement for PCA9515/15A
I
I
2
C-bus and SMBus compatible

PCA9517DP118 Related Products

PCA9517DP118 PCA9517
Description Level translating I2C-bus repeater Level translating I2C-bus repeater
Four-layer board learning*--start layout
[i=s]This post was last edited by jishuaihu on 2015-5-11 00:38[/i] I am learning about the four-layer board, and I did not change anything in the schematic. I started to lay out the layout. Here are t...
jishuaihu PCB Design
The role of magnetic beads and their working principle
Compatibility, noise, interference and other issues are inevitable problems in the electronics industry and its products. In PCB samples, magnetic beads are mainly used to solve these problems. Magnet...
造物工场PCB Integrated technical exchanges
Quartus 11.1 calls DDR2 SDRAM IP core error help
The quartus version is 11.1 sp2. When calling the IP core DDR2 SDRAM Controller with uniphy, generation always fails. The specific prompt information is Error: Simulation model generation failed: E:\a...
z_alfred FPGA/CPLD
#AugustOriginal# Replace the fan for the laptop
[size=4] Recently, for some reason, my laptop screen flickers whenever I use the built-in keyboard to type. It happens intermittently[/size]:@:[size=4], I replaced it with an external one and it worke...
数码小叶 DIY/Open Source Hardware
I'm new to PCB, need help, thanks
After the PCB design DRC check, it says that there are unfinished connections on the board. How should I solve it?...
生来不会 PCB Design
How to modify the driver to rotate the screen 90 degrees?
My screen is wide. I want to rotate it 90 degrees and use it as a vertical screen. This is the effect1111111111111111111111111 11111111111111111111111 Now it is vertical when I install it. 11 11 11 11...
polo_dai Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2811  635  2349  1802  1509  57  13  48  37  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号