IS61LPS25636D-225B datasheet, PDF

Datasheet> All Categories > storage> storage> IS61LPS25636D-225B

IS61LPS25636D-225B: DescriptionCache SRAM, 256KX36, 2.8ns, CMOS, PBGA119, PLASTIC, BGA-119; Categorystorage storage; File Size174KB，29 Pages; ManufacturerIntegrated Silicon Solution ( ISSI )

Download Datasheet Parametric View All

IS61LPS25636D-225B Overview

Cache SRAM, 256KX36, 2.8ns, CMOS, PBGA119, PLASTIC, BGA-119

IS61LPS25636D-225B Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Integrated Silicon Solution ( ISSI )
Parts packaging code	BGA
package instruction	PLASTIC, BGA-119
Contacts	119
Reach Compliance Code	compliant
ECCN code	3A991.B.2.A
Maximum access time	2.8 ns
Other features	PIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)	225 MHz
I/O type	COMMON
JESD-30 code	R-PBGA-B119
JESD-609 code	e0
length	22 mm
memory density	9437184 bit
Memory IC Type	CACHE SRAM
memory width	36
Number of functions	1
Number of terminals	119
word count	262144 words
character code	256000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	256KX36
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA119,7X17,50
Package shape	RECTANGULAR
Package form	GRID ARRAY
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	240
power supply	2.5/3.3,3.3 V
Certification status	Not Qualified
Maximum seat height	2.41 mm
Minimum standby current	3.14 V
Maximum slew rate	0.135 mA
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	BALL
Terminal pitch	1.27 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	30
width	14 mm

Preview

Download Datasheet

View All

IS61LPS25632T/D/J

IS61LPS25636T/D/J

IS61LPS51218T/DJ

256K x 32, 256K x 36, 512K x 18

SYNCHRONOUS PIPELINED,

SINGLE-CYCLE DESELECT STATIC RAM

FEATURES

• Internal self-timed write cycle

• Individual Byte Write Control and Global Write

• Clock controlled, registered address, data and

control

• Linear burst sequence control using MODE

input

• Three chip enable option for simple depth

expansion and address pipelining

• Common data inputs and data outputs

• JEDEC 100-Pin TQFP and

119-pin PBGA package

• Power Supply

+3.3V V

+3.3V or 2.5 V

DDQ

(I/O)

• Auto Power-down during deselect

• Single cycle deselect

• Snooze MODE for reduced-power standby

• JTAG Boundary Scan for PBGA package

• T Version (three chips selects)

• D Version (two chips selects)

• J Version (PBGA Package with JTAG)

ISSI

APRIL 2003

DESCRIPTION

The

ISSI

IS61LPS25632T/D/J, IS61LPS25636T/D/J, and

IS61LPS51218T/D/J are high-speed, low-power synchro-

nous static RAMs designed to provide burstable, high-

performance memory for communication and networking

applications. The IS61LPS25632T/D/J is organized as

262,144 words by 32 bits and the IS61LPS25636T/D/J is

organized as 262,144 words by 36 bits. The IS61LPS51218T/

D/J is organized as 524,288 words by 18 bits. Fabricated

with

ISSI

's advanced CMOS technology, the device inte-

grates a 2-bit burst counter, high-speed SRAM core, and

high-drive capability outputs into a single monolithic circuit.

All synchronous inputs pass through registers controlled by

a positive-edge-triggered single clock input.

Write cycles are internally self-timed and are initiated by the

rising edge of the clock input. Write cycles can be one to four

bytes wide as controlled by the write control inputs.

Separate byte enables allow individual bytes to be written.

Byte write operation is performed by using byte write enable

(BWE). Input combined with one or more individual byte

write signals (BWx). In addition, Global Write (GW) is

available for writing all bytes at one time, regardless of the

byte write controls.

Bursts can be initiated with either

ADSP

(Address Status

Processor) or

ADSC

(Address Status Cache Controller)

input pins. Subsequent burst addresses can be generated

internally and controlled by the

ADV

(burst address ad-

vance) input pin.

The mode pin is used to select the burst sequence order,

Linear burst is achieved when this pin is tied LOW. Inter-

leave burst is achieved when this pin is tied HIGH or left

floating.

FAST ACCESS TIME

Symbol

Parameter

Clock Access Time

Cycle Time

Frequency

-250

2.6

250

-225

2.8

4.4

225

-200

3.1

200

-166

3.5

166

Units

MHz

without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to

obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. — www.issi.com —

1-800-379-4774

Rev. A

04/01/03

Recommended Resources

OBC controller system

High-voltage motor one-phase overload protection circuit a

STK084G audio IC circuit diagram

Diesel engine oil and cooling water pressure and temperature alarm circuit

Shuangle SL-600 high temperature electronic disinfection cabinet circuit diagram

Low-cost solution for mobile TV receiver front end: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:01[/i]The mobile TV receiver front end must have the sensitivity required to operate far from the transmitter and be able to tolerate o...; 探路者 Mobile and portable

[Fourth Week Awards] Share and comment on "Vishay Optoelectronics Blog" to enjoy wonderful gifts!: [color=#ff0000][b][size=4] Details of the event: [/size][/b][b][size=4] Share and comment on "[/size][color=red][/b][/color][url=https://bbs.eeworld.com.cn/thread-374983-1-1.html][b][size=4][color=#53...; EEWORLD社区 Integrated technical exchanges

Completely newbie help: // Timer register address definition #define NVIC_STCSR (*(volatile unsigned long *)(0xE000E010)) //STK_CSR,0xE000E010 -- Control register #define NVIC_STRVR (*(volatile unsigned long *) (0xE000E014))...; 你好199108 stm32/stm8

Recruiting part-time personnel for driver development: Our company is now recruiting authors of books on driver development. The salary is generous. If you are interested, you can contact me for details. QQ878298915. Please indicate driver development. Em...; langzileo Embedded System

Small insights: Finally I know how to read the value of a port. The difference is quite big from 51 MCU. Practice makes perfect. :loveliness:...; ganggev5 Microcontroller MCU

Performance comparison between stepper motor and AC servo motor (zz): The stepper motor is a discrete motion device, which has an essential connection with modern digital control technology. In the current domestic digital control system, the application of stepper moto...; bianpinqi Industrial Control Electronics

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components