MPC8358ZUADDGA datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > MPC8358ZUADDGA

Preview

MPC8358ZUADDGA: DescriptionMPC8360E/MPC8358E PowerQUICC II Pro Processor; File Size638KB，102 Pages; ManufacturerFREESCALE (NXP)

Download Datasheet Compare View All

MPC8358ZUADDGA Overview

MPC8360E/MPC8358E PowerQUICC II Pro Processor

Preview

Download Datasheet

View All

Freescale Semiconductor

Technical Data

Document Number: MPC8360EEC

Rev. 5, 09/2011

MPC8360E/MPC8358E

PowerQUICC II Pro Processor

Revision 2.x TBGA Silicon

Hardware Specifications

This document provides an overview of the MPC8360E/58E

PowerQUICC II Pro processor revision 2.x TBGA features, including a

block diagram showing the major functional components. This device is

a cost-effective, highly integrated communications processor that

addresses the needs of the networking, wireless infrastructure, and

telecommunications markets. Target applications include next generation

DSLAMs, network interface cards for 3G base stations (Node Bs),

routers, media gateways, and high end IADs. The device extends current

PowerQUICC II Pro offerings, adding higher CPU performance,

additional functionality, faster interfaces, and robust interworking

between protocols while addressing the requirements related to

time-to-market, price, power, and package size. This device can be used

for the control plane and also has data plane functionality.

For functional characteristics of the processor, refer to the

MPC8360E

PowerQUICC II Pro Integrated Communications Processor Reference

Manual,

Rev. 3.

To locate any updates for this document, refer to the MPC8360E product

summary page on our website listed on the back cover of this document

or contact your Freescale sales office.

10.

11.

12.

13.

14.

15.

16.

17.

18.

19.

20.

21.

22.

23.

24.

25.

Overview

This section describes a high-level overview including features and

general operation of the MPC8360E/58E PowerQUICC II Pro processor.

A major component of this device is the e300 core, which includes

32 Kbytes of instruction and data cache and is fully compatible with the

Power Architecture™ 603e instruction set. The new QUICC Engine

module provides termination, interworking, and switching between a

Contents

Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

Electrical Characteristics . . . . . . . . . . . . . . . . . . 7

Power Characteristics . . . . . . . . . . . . . . . . . . . 12

Clock Input Timing . . . . . . . . . . . . . . . . . . . . . 14

RESET Initialization . . . . . . . . . . . . . . . . . . . . 16

DDR and DDR2 SDRAM . . . . . . . . . . . . . . . . 18

DUART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

UCC Ethernet Controller: Three-Speed Ethernet,

MII Management . . . . . . . . . . . . . . . . . . . . . . . 25

Local Bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

JTAG . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47

PCI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49

Timers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51

GPIO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52

IPIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53

SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54

TDM/SI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56

HDLC, BISYNC, Transparent, and Synchronous

UART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59

USB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62

Package and Pin Listings . . . . . . . . . . . . . . . . . 63

Clocking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80

Thermal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91

System Design Information . . . . . . . . . . . . . . . 96

Ordering Information . . . . . . . . . . . . . . . . . . . . 99

Document Revision History . . . . . . . . . . . . . 100

– 10/100 Mbps Ethernet/IEEE Std. 802.3™ CDMA/CS interface through a media-independent interface (MII,

RMII, RGMII)

– 1000 Mbps Ethernet/IEEE 802.3 CDMA/CS interface through a media-independent interface (GMII, RGMII,

TBI, RTBI) on UCC1 and UCC2

– 9.6-Kbyte jumbo frames

– ATM full-duplex SAR, up to 622 Mbps (OC-12/STM-4), AAL0, AAL1, and AAL5 in accordance ITU-T

I.363.5

– ATM AAL2 CPS, SSSAR, and SSTED up to 155 Mbps (OC-3/STM-1) Mbps full duplex (with 4 CPS packets

per cell) in accordance ITU-T I.366.1 and I.363.2

– ATM traffic shaping for CBR, VBR, UBR, and GFR traffic types compatible with ATM forum TM4.1 for up

to 64-Kbyte simultaneous ATM channels

– ATM AAL1 structured and unstructured circuit emulation service (CES 2.0) in accordance with ITU-T I.163.1

and ATM Forum af-vtoa-00-0078.000

– IMA (Inverse Multiplexing over ATM) for up to 31 IMA links over 8 IMA groups in accordance with the ATM

forum AF-PHY-0086.000 (Version 1.0) and AF-PHY-0086.001 (Version 1.1)

– ATM Transmission Convergence layer support in accordance with ITU-T I.432

– ATM OAM handling features compatible with ITU-T I.610

– PPP, Multi-Link (ML-PPP), Multi-Class (MC-PPP) and PPP mux in accordance with the following RFCs:

1661, 1662, 1990, 2686, and 3153

– IP support for IPv4 packets including TOS, TTL, and header checksum processing

– Ethernet over first mile IEEE 802.3ah

– Shim header

– Ethernet-to-Ethernet/AAL5/AAL2 inter-working

– L2 Ethernet switching using MAC address or IEEE Std. 802.1P/Q™ VLAN tags

– ATM (AAL2/AAL5) to Ethernet (IP) interworking in accordance with RFC2684 including bridging of ATM

ports to Ethernet ports

– Extensive support for ATM statistics and Ethernet RMON/MIB statistics

– AAL2 protocol rate up to 4 CPS at OC-3/STM-1 rate

– Packet over Sonet (POS) up to 622-Mbps full-duplex 124 MultiPHY

– POS hardware; microcode must be loaded as an IRAM package

– Transparent up to 70-Mbps full-duplex

– HDLC up to 70-Mbps full-duplex

– HDLC BUS up to 10 Mbps

– Asynchronous HDLC

– UART

– BISYNC up to 2 Mbps

– User-programmable Virtual FIFO size

– QUICC multichannel controller (QMC) for 64 TDM channels

— One multichannel communication controller (MCC) only on the MPC8360E supporting the following:

– 256 HDLC or transparent channels

– 128 SS7 channels

– Almost any combination of subgroups can be multiplexed to single or multiple TDM interfaces

— Two UTOPIA/POS interfaces on the MPC8360E supporting 124 MultiPHY each (optional 2*128 MultiPHY with

extended address) and one UTOPIA/POS interface on the MPC8358E supporting 31/124 MultiPHY

— Two serial peripheral interfaces (SPI); SPI2 is dedicated to Ethernet PHY management

1.SMII or SGMII media-independent interface is not currently supported.

MPC8360E/MPC8358E PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications, Rev. 5

Freescale Semiconductor

•

— Eight TDM interfaces on the MPC8360E and four TDM interfaces on the MPC8358E with 1-bit mode for E3/T3

rates in clear channel

— Sixteen independent baud rate generators and 30 input clock pins for supplying clocks to UCC and MCC serial

channels (MCC is only available on the MPC8360E)

— Four independent 16-bit timers that can be interconnected as four 32-bit timers

— Interworking functionality:

– Layer 2 10/100-Base T Ethernet switch

– ATM-to-ATM switching (AAL0, 2, 5)

– Ethernet-to-ATM switching with L3/L4 support

– PPP interworking

Security engine is optimized to handle all the algorithms associated with IPSec, SSL/TLS, SRTP, 802.11i®, iSCSI,

and IKE processing. The security engine contains four crypto-channels, a controller, and a set of crypto execution units

(EUs).

— Public key execution unit (PKEU) supporting the following:

– RSA and Diffie-Hellman

– Programmable field size up to 2048 bits

– Elliptic curve cryptography

– F2m and F(p) modes

– Programmable field size up to 511 bits

— Data encryption standard execution unit (DEU)

– DES, 3DES

– Two key (K1, K2) or three key (K1, K2, K3)

– ECB and CBC modes for both DES and 3DES

— Advanced encryption standard unit (AESU)

— Implements the Rinjdael symmetric key cipher

— Key lengths of 128, 192, and 256 bits, two key

– ECB, CBC, CCM, and counter modes

— ARC four execution unit (AFEU)

– Implements a stream cipher compatible with the RC4 algorithm

– 40- to 128-bit programmable key

— Message digest execution unit (MDEU)

– SHA with 160-, 224-, or 256-bit message digest

– MD5 with 128-bit message digest

– HMAC with either SHA or MD5 algorithm

— Random number generator (RNG)

— Four crypto-channels, each supporting multi-command descriptor chains

– Static and/or dynamic assignment of crypto-execution units via an integrated controller

– Buffer size of 256 bytes for each execution unit, with flow control for large data sizes

— Storage/NAS XOR parity generation accelerator for RAID applications

Dual DDR SDRAM memory controllers on the MPC8360E and a single DDR SDRAM memory controller on the

MPC8358E

— Programmable timing supporting both DDR1 and DDR2 SDRAM

— On the MPC8360E, the DDR buses can be configured as two 32-bit buses or one 64-bit bus; on the MPC8358E,

the DDR bus can be configured as a 32- or 64-bit bus

— 32- or 64-bit data interface, up to 333 MHz (for the MPC8360E) and 266 MHz (for the MPC8358E) data rate

— Four banks of memory, each up to 1 Gbyte

MPC8360E/MPC8358E PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications, Rev. 5

Freescale Semiconductor

MPC8358ZUADDGA Related Products

	MPC8358ZUADDGA	MPC8358CVVADDGA	MPC8358CZUADDGA	MPC8358ECVRADDDA	MPC8358ECVVADDGA	MPC8358ECZUADDGA	MPC8358ECZUAGDEA	MPC8358EZUAGDGA	MPC8358ZUAGDEA
Description	MPC8360E/MPC8358E PowerQUICC II Pro Processor	MPC8360E/MPC8358E PowerQUICC II Pro Processor	MPC8360E/MPC8358E PowerQUICC II Pro Processor	MPC8360E/MPC8358E PowerQUICC II Pro Processor	MPC8360E/MPC8358E PowerQUICC II Pro Processor	MPC8360E/MPC8358E PowerQUICC II Pro Processor	MPC8360E/MPC8358E PowerQUICC II Pro Processor	MPC8360E/MPC8358E PowerQUICC II Pro Processor	MPC8360E/MPC8358E PowerQUICC II Pro Processor

Recommended Resources

Negative voltage generation circuit diagram

Home appliance anti-theft alarm circuit

Optocouplers for interface circuits

75Ω coaxial cable drive circuit

Humidity control for greenhouse flower seedlings with bird chirping alarm circuit (MS01-B)

Doppler effect and light dual control automatic door socket circuit (RD627)

Quartues 2 simulation teshbench unexpectedly has a problem: After QUARYUS2 -TOOL-RUN EDA SIMULATION TOOL, the following error message appears when running ModelSim 6.5. I hope experts can give me some advice. Q385157936For example,ModelSim may displaythe follo...; lvben5d FPGA/CPLD

How to remove the warning when generating IP core in planahead: When I generate an IP core in planahead, there is always a warning that I can't get rid of: [sim 0] Verilog simulation file type 'Behavioral' is not valid for this core. Overriding with simulation fil...; weibyboy FPGA/CPLD

Quad-core CPU Research: I am planning to make a handheld device with Android 4.2 or above, low power consumption, and industrial-grade chips. Now I am choosing between IMX6Q and S5E4412. I feel that the power consumption of ...; pangjian118114 ARM Technology

Which Android version does the ARM11 development board OK6410 from Flink support? Is it stable?: We are planning to do an Android project. We found that the OK6410 of Feiling is pretty good. Can anyone who has used it tell us about the OK6410? Which Android version is supported? How does Android ...; yanbing_90 ARM Technology

TI (Texas Instruments) senior sister answers questions from juniors: It's the time of year to look for a job again. This may be useful to you: I saw it from Xi'an Jiaotong University BBS, and I'm sharing it with you. However, this is the information of the 2009 campus ...; 小瑞 Analogue and Mixed Signal

IR introduces three new 25V DirectFET MOSFETs: International Rectifier (IR) recently launched three new 25V DirectFET MOSFETs, including the IRF6622 control MOSFET, IRF6628 and IRF6629 synchronous MOSFETs, which are mainly used in embedded CPU pow...; fighting Industrial Control Electronics

The long battle of Wang Xiaochuan, the "Wudaokou goalkeeper"

Wang Xiaochuan, the "Wudaokou Goalkeeper", is going through a level that he has never gone through before. For example, Sogou's (NYSE: SOGO) financial report, artificial intelligence, and the futur...[Details]
The US-China trade war is dragging down these tech giants

The Sino-US trade war has already started. Trump's series of actions have had a negative impact on the global economy, such as increasing tariffs on Chinese companies and restricting domestic compa...[Details]
PV inverter company Sungrow announces 2017 financial report

On April 24, Sungrow released its annual financial report. The report shows that in 2017, Sungrow's global shipments reached 16.5GW, of which domestic shipments reached 13.2GW, a year-on-year incre...[Details]
STM32F4(KEY)

In the actual project development process, hardware circuits often need to be modified, and the modified parts need to modify the driver. Thinking about the coming and going of such requirements is t...[Details]
Is the “Chinese Chip” that Alibaba is going to make the one that can save China?

In simple terms, high-end chips solve many complex problems, mid-range chips solve a single complex problem, and low-end chips solve a simple problem. Let's learn more about the relevant content wi...[Details]
STM32F103 learning programming based on STM32CubeMX and Keil5

0. Preparation First use st-link to connect the stm32 core board and PC for burning St-link Stm32 3.3V 3.3V GND GND SWDIO PART SWCLK DCLK Then connect with USB serial port board to v...[Details]
STM32F407 and LAN8720 debug log (1)

LAN8720 test code arrangement 1. Modified based on two projects, namely "Experiment 55 Network Communication Experiment" of Zhengdian Atom ATK and "STSW-STM32070" routine of ST official The hardware ...[Details]
Epson's 10-year journey in AR

The F1 racetrack is roaring with engines, and a fierce F1 race is about to begin. I am not a fan of racing cars, and I have nothing to do with this world, but I spent a special day here because...[Details]
MSP430 Study Notes 3-PWM Generation

This program mainly uses the comparison output function of the timer to generate PWM waves to control the LED. The comparison output of timer A corresponds to P2.3 P2.4. Therefore, a matching working...[Details]
AVR microcontroller reads and writes CPLD

In the project, CPLD is needed to complete part of the algorithm design. The parameters are given by AVR, so the communication between AVR and CPLD needs to be completed. Therefore, a test program is...[Details]
Summary of uClinux kernel transplantation on ARMSYS development board with S3C44B0X as core

1. Brief description A summary of "How to build uClinux kernel transplantation on ARMSYS development board with S3C44B0X as core", including the analysis of Bootloader function and the key co...[Details]
Lenovo’s “5G Voting” incident: what does Liu Chuanzhi say in his internal letter?

On May 16, in response to the public opinion storm caused by Lenovo's " 5G voting" incident, Lenovo Holdings Chairman and Lenovo Group Founder Liu Chuanzhi, Lenovo Gr...[Details]
Reasons why the bit definition flag of 51 MCU is invalid

I used the bit definition in my 51 program: bit flag. After defining it this way, I ran the program and downloaded it to the circuit board. I found that the flag was not the value I set, which led to...[Details]
Artificial intelligence: Solving the mystery of the Vatican's mysterious files

The Vatican Secret Archives is one of the world's greatest historical collections, but many of its documents have never been transcribed. Recently, a project called Codice Ratio used a combination...[Details]
Solid-state LiDAR or mechanical LiDAR?

Ouster LiDAR OS-1 (left) and OS-2 (center) Velodyne invented the modern 3D LiDAR scanner in the mid-2000s, but in recent years conventional wisdom has held that Velodyne’s design — 64 lasers mounted...[Details]

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components