571SFAFREQDG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 571SFAFREQDG

571SFAFREQDG: DescriptionLVDS Output Clock Oscillator, 10MHz Min, 945MHz Max, ROHS COMPLIANT PACKAGE-8; CategoryPassive components oscillator; File Size316KB，26 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

571SFAFREQDG Overview

LVDS Output Clock Oscillator, 10MHz Min, 945MHz Max, ROHS COMPLIANT PACKAGE-8

571SFAFREQDG Parametric

Parameter Name	Attribute value
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRISTATE; ENABLE/DISABLE FUNCTION; TRAY
Maximum control voltage	2.5 V
Minimum control voltage
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	75 ppm
frequency stability	50%
linearity	10%
Manufacturer's serial number	SI571
Installation features	SURFACE MOUNT
Maximum operating frequency	945 MHz
Minimum operating frequency	10 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %

Preview

Download Datasheet

View All

Si 5 7 0 / S i 5 7 1

R E L I M I N A R Y

A TA

H E E T

N Y

- R

A T E

C P

R O G R A M M A B L E

XO/VCXO

Features

Any-rate programmable output

frequencies from 10 to 945 MHz and

select frequencies to 1.4 GHz

C serial interface

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available LVPECL, CMOS,

LVDS, and CML outputs

Industry-standard 5x7 mm

package

Pb-free/RoHS-compliant

1.8, 2.5, or 3.3 V supply

Si5602

Applications

SONET / SDH

xDSL

10 GbE LAN / WAN

Low-jitter clock generation

Optical modules

Clock and data recovery

Ordering Information:

See page 21.

Description

The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are

user-programmable to any output frequency from 10 to 945 MHz and select

frequencies to 1400 MHz with <1 ppb resolution. The device is programmed

via an I

C serial interface. Unlike traditional XO/VCXOs where a different

crystal is required for each output frequency, the Si57x uses one fixed-

frequency crystal and a DSPLL clock synthesis IC to provide any-rate

frequency operation. This IC-based approach allows the crystal resonator to

provide exceptional frequency stability and reliability. In addition, DSPLL

clock synthesis provides superior supply noise rejection, simplifying the task

of generating low-jitter clocks in noisy environments typically found in

communication systems.

Pin Assignments:

See page 20.

(Top View)

SDA

SCL

GND

CLK–

CLK+

Functional Block Diagram

CLK-

CLK+

Si570

SDA

Fixed

Frequency

Any-rate

10-1400 MHz

DSPLL Clock

Synthesis

SCL

SDA

GND

CLK–

CLK+

Si571 only

ADC

GND

Si571

Si570/Si571

Rev. 0.31 8/07

This information applies to a product under development. Its characteristics and specifications are subject to change without notice.

Recommended Resources

What causes batteries to explode? How to reduce the explosion accident rate?

Parallel DC regulated power supply circuit

SANYO 1100W vacuum cleaner motor drive circuit

Visual doorbell circuit for deaf people

Fixed three-terminal voltage stabilization application circuit 02

555 touch audio circuit

Try on the shit-stepping shoes and jog 10KM!: I bought a pair of Asics N18, commonly known as "shit-stepping shoes". I tried running in them for 10 km. The cushioning is indeed much better, but I always feel a strong pressure on the instep. Are t...; chenzhufly Talking

How to deal with cross wiring of PCB circuit boards: In double-sided PCB boards, when there are crossovers, the front and back wiring can be used to solve the problem. In the design of single-sided circuit boards, when some lines cannot be connected, ju...; 捷配pcb打样快 PCB Design

PLL high frequency signal generator made of phase-locked loop MC145152 VCOMC1648 divider MC12022: The school stipulates that the input and output frequencies should be between 10M and 15M , stable and controllable, and able to achieve a frequency step of 100k. The experimental results are quite go...; 江汉大学南瓜 FPGA/CPLD

KiCad batch adds footprints to components: [i=s]This post was last edited by qwqwqw2088 on 2021-3-10 08:51[/i]Sometimes there are a lot of repeated packages of resistors, capacitors, LEDs, etc. If we add them one by one, the efficiency will be...; qwqwqw2088 PCB Design

About the touch driver problem of AM335X: When using TI am335x touch driver, the touch will be invalid and cannot be clicked when the pulse voltage is applied, and it cannot be restored to normal state when the pulse is stopped. The software ...; CLE DSP and ARM Processors

Atmel studio, does it support printf printing to virtual serial port?: I also have a SAM D21 Xplained Pro board. Does Atmel Studio support the printf function to print to the virtual serial port, or semihosting? I have used Nuvoton before and they all have this mechanism...; migrantcoder Microchip MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components