74F550PCQM datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 74F550PCQM

74F550PCQM: DescriptionRegistered Bus Transceiver, 1-Func, 8-Bit, True Output, TTL, PDIP28,; Categorylogic logic; File Size188KB，5 Pages; ManufacturerFairchild; Websitehttp://www.fairchildsemi.com/

Download Datasheet Parametric Compare View All

74F550PCQM Overview

Registered Bus Transceiver, 1-Func, 8-Bit, True Output, TTL, PDIP28,

74F550PCQM Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Fairchild
package instruction	DIP, DIP28,.6
Reach Compliance Code	compliant
Control type	INDEPENDENT CONTROL
Counting direction	BIDIRECTIONAL
JESD-30 code	R-PDIP-T28
JESD-609 code	e0
Logic integrated circuit type	REGISTERED BUS TRANSCEIVER
Humidity sensitivity level	2A
Number of digits	8
Number of functions	1
Number of terminals	28
Maximum operating temperature	70 °C
Minimum operating temperature
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP28,.6
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	250
power supply	5 V
Certification status	Not Qualified
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	TTL
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
translate	N/A
Trigger type	POSITIVE EDGE

Preview

Download Datasheet

View All

74F550PCQM Related Products

	74F550PCQM	54F550FMQB	54F551FM	54F550FM	74F550DCQM	74F551PCQM	74F551DCQM
Description	Registered Bus Transceiver, 1-Func, 8-Bit, True Output, TTL, PDIP28,	Registered Bus Transceiver, 1-Func, 8-Bit, True Output, TTL, CDFP28,	Registered Bus Transceiver, 1-Func, 8-Bit, Inverted Output, TTL, CDFP28,	Registered Bus Transceiver, 1-Func, 8-Bit, True Output, TTL, CDFP28,	Registered Bus Transceiver, 1-Func, 8-Bit, True Output, TTL, CDIP28,	Registered Bus Transceiver, 1-Func, 8-Bit, Inverted Output, TTL, PDIP28,	Registered Bus Transceiver, 1-Func, 8-Bit, Inverted Output, TTL, CDIP28,
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Reach Compliance Code	compliant	compli	compli	compliant	compliant	compliant	compliant
Control type	INDEPENDENT CONTROL	INDEPENDENT CONTROL	INDEPENDENT CONTROL	INDEPENDENT CONTROL	INDEPENDENT CONTROL	INDEPENDENT CONTROL	INDEPENDENT CONTROL
Counting direction	BIDIRECTIONAL	BIDIRECTIONAL	BIDIRECTIONAL	BIDIRECTIONAL	BIDIRECTIONAL	BIDIRECTIONAL	BIDIRECTIONAL
JESD-30 code	R-PDIP-T28	R-XDFP-F28	R-XDFP-F28	R-XDFP-F28	R-XDIP-T28	R-PDIP-T28	R-XDIP-T28
JESD-609 code	e0	e0	e0	e0	e0	e0	e0
Logic integrated circuit type	REGISTERED BUS TRANSCEIVER	REGISTERED BUS TRANSCEIVER	REGISTERED BUS TRANSCEIVER	REGISTERED BUS TRANSCEIVER	REGISTERED BUS TRANSCEIVER	REGISTERED BUS TRANSCEIVER	REGISTERED BUS TRANSCEIVER
Number of digits	8	8	8	8	8	8	8
Number of functions	1	1	1	1	1	1	1
Number of terminals	28	28	28	28	28	28	28
Maximum operating temperature	70 °C	125 °C	125 °C	125 °C	70 °C	70 °C	70 °C
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Output polarity	TRUE	TRUE	INVERTED	TRUE	TRUE	INVERTED	INVERTED
Package body material	PLASTIC/EPOXY	CERAMIC	CERAMIC	CERAMIC	CERAMIC	PLASTIC/EPOXY	CERAMIC
encapsulated code	DIP	DFP	DFP	DFP	DIP	DIP	DIP
Encapsulate equivalent code	DIP28,.6	FL28,.4	FL28,.4	FL28,.4	DIP28,.6	DIP28,.6	DIP28,.6
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	FLATPACK	FLATPACK	FLATPACK	IN-LINE	IN-LINE	IN-LINE
power supply	5 V	5 V	5 V	5 V	5 V	5 V	5 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	NO	YES	YES	YES	NO	NO	NO
technology	TTL	TTL	TTL	TTL	TTL	TTL	TTL
Temperature level	COMMERCIAL	MILITARY	MILITARY	MILITARY	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE	FLAT	FLAT	FLAT	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE
Terminal pitch	2.54 mm	1.27 mm	1.27 mm	1.27 mm	2.54 mm	2.54 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Trigger type	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE
Is it lead-free?	Contains lead	-	-	-	Contains lead	Contains lead	Contains lead
Maker	Fairchild	-	-	-	Fairchild	Fairchild	Fairchild
package instruction	DIP, DIP28,.6	-	-	-	DIP, DIP28,.6	DIP, DIP28,.6	DIP, DIP28,.6
Humidity sensitivity level	2A	-	-	-	2A	2A	2A
Peak Reflow Temperature (Celsius)	250	-	-	-	250	250	250
Maximum time at peak reflow temperature	30	-	-	-	30	30	30
translate	N/A	-	-	-	N/A	N/A	N/A
Base Number Matches	-	1	1	1	1	1	1

Recommended Resources

Wireless microphone circuit

Simple and reliable mains overvoltage protector circuit diagram

Adaptive regulated power supply circuit diagram

AC 40DB inverting amplifier circuit

Pulse dialing eight-way infrared remote control circuit

Computer motherboard circuit diagram 440LX_04

Areas not supported include Data Access Objects (DAO) in evc: Areas not supported include Data Access Objects (DAO) in evc. How to solve this problem so that the program can compile successfully? Please guide me! !...; highsea Embedded System

Set-top box HD chip: What are the chips that support HD set-top boxes on the mainstream market?...; lipuman Embedded System

TMS320C6678 Development Routine User Manual Study 5: 3.4.2 Hardware Test (Disable Cache and Use Cache) Modify the code in the main.c file to select the hardware test mode, as shown in the following figure: After recompiling, use the emulator to connect ...; 火辣西米秀 Microcontroller MCU

The process of WEBENCH design +12V power supply circuit design generation: Previous designs were basically completed based on buck devices. This time I tried the solution of 5V to 12V. Let's see how it works. Requirements: input 5V-9V, output current <=0.5A Enter the relevan...; lonerzf Analogue and Mixed Signal

【Recruitment】FPGA Developer (Suzhou Industrial Park): Job Description: 1. Complete FPGA programming, debugging and subsequent maintenance work according to customer needs 2. Engage in drawing embedded schematics Job Requirements: 1. Proficient in VHDL an...; gufudao FPGA/CPLD

SSDs Maintain Data Integrity: Read Retry: Intel introduced a method to maintain NAND data integrity in SSDs using a 20nm process at the Flash Summit. [/align][align=left][url=]http://www.flashmemorysummit.com/English/Collaterals/Proceedings/2...; 白丁 FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components