EEWORLDEEWORLDEEWORLD

Part Number

Search

ASDP-21060CW-160

Description
48-BIT, 40 MHz, OTHER DSP, CQFP240
Categorysemiconductor    The embedded processor and controller   
File Size621KB,64 Pages
ManufacturerADI
Websitehttps://www.analog.com
Download Datasheet Parametric Compare View All

ASDP-21060CW-160 Overview

48-BIT, 40 MHz, OTHER DSP, CQFP240

ASDP-21060CW-160 Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals240
Maximum operating temperature100 Cel
Minimum operating temperature-40 Cel
Maximum supply/operating voltage5.25 V
Minimum supply/operating voltage4.75 V
Rated supply voltage5 V
External data bus width48
Processing package descriptionTHERMALLY ENHANCED, HEAT SINK, Ceramic, Quad Flat Package-240
Lead-freeYes
EU RoHS regulationsYes
China RoHS regulationsYes
stateACTIVE
CraftsmanshipCMOS
packaging shapeSQUARE
Package SizeFLATPACK, HEAT SINK/SLUG, FINE PITCH
surface mountYes
Terminal formGULL WING
Terminal spacing0.5000 mm
terminal coatingGold OVER Nickel
Terminal locationFour
Packaging MaterialsCeramic, Metal-SEALED COFIRED
Temperature levelINDUSTRIAL
Address bus width32
barrel shifterYes
boundary scanYes
Maximum FCLK clock frequency40 MHz
floating point unitYes
Internal bus architecturemany
low power modeYes
Microprocessor typeOther digital signal processors
Number of data processing bits32
SHARC Processor
ADSP-21060/ADSP-21060L/ADSP-21062/ADSP-21062L/ADSP-21060C/ADSP-21060LC
SUMMARY
High performance signal processor for communications,
graphics and imaging applications
Super Harvard Architecture
4 independent buses for dual data fetch, instruction fetch,
and nonintrusive I/O
32-bit IEEE floating-point computation units—multiplier,
ALU, and shifter
Dual-ported on-chip SRAM and integrated I/O peripherals—a
complete system-on-a-chip
Integrated multiprocessing features
240-lead thermally enhanced MQFP_PQ4 package, 225-ball
plastic ball grid array (PBGA), 240-lead hermetic CQFP
package
RoHS compliant packages
KEY FEATURES—PROCESSOR CORE
40 MIPS, 25 ns instruction rate, single-cycle instruction
execution
120 MFLOPS peak, 80 MFLOPS sustained performance
Dual data address generators with modulo and bit-reverse
addressing)
Efficient program sequencing with zero-overhead looping:
Single-cycle loop setup
IEEE JTAG Standard 1149.1 Test Access Port and on-chip
emulation
32-bit single-precision and 40-bit extended-precision IEEE
floating-point data formats or 32-bit fixed-point data
format
CORE PROCESSOR
INSTRUCTION
CACHE
32 48-BIT
DUAL-PORTED SRAM
B LOCK 0
TWO INDEPENDENT
DUAL-PORTED BLOCKS
JTAG
BLOCK 1
TEST AND
EMULATION
7
TIMER
8
DAG1
4 32
8
DAG2
4 24
PROCESSOR PORT
I/O PORT
ADDR
DATA
ADDR
DATA
DATA
ADDR
ADDR
DATA
PROGRAM
SEQUENCER
24
32
IOD
48
IOA
17
EXTERNAL
PORT
32
PM ADDRESS BUS
DM ADDRESS BUS
ADDR BUS
MUX
MULTIPROCESSOR
INTERFACE
PM DATA BUS
BUS
CONNECT
(PX)
DM DATA BUS
48
40/32
DATA BUS
MUX
48
S
DATA
REGISTER
FILE
MULT
16
40-BIT
BARREL
SHIFTER
ALU
IOP
REGISTERS
(MEMORY
MAPPED)
CONTROL,
STATUS AND
DATA BUFFERS
DMA
CONTROLLER
SERIAL PORTS
(2)
LINK PORTS
(6)
HOST PORT
4
6
6
36
I/O PROCESSOR
Figure 1. Functional Block Diagram
SHARC and the SHARC logo are registered trademarks of Analog Devices, Inc.
Rev. F
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A.
Tel : 781.329.4700
www.analog.com
Fax: 781.461.3113
©2008
Analog Devices, Inc. All rights reserved.

ASDP-21060CW-160 Related Products

ASDP-21060CW-160 ADSP-21060LKBZ-160 ASDP-21060CZ-1601 ASDP-21060CW-133 ASDP-21060CWZ-133 ASDP-21060CZ-133 ASDP-21060CZZ-133 ASDP-21060CZZ-160 ASDP-21060LCW-160
Description 48-BIT, 40 MHz, OTHER DSP, CQFP240 48-BIT, 40 MHz, OTHER DSP, CQFP240 48-BIT, 40 MHz, OTHER DSP, CQFP240 48-BIT, 40 MHz, OTHER DSP, CQFP240 48-BIT, 40 MHz, OTHER DSP, CQFP240 48-BIT, 40 MHz, OTHER DSP, CQFP240 48-BIT, 40 MHz, OTHER DSP, CQFP240 48-BIT, 40 MHz, OTHER DSP, CQFP240 48-BIT, 40 MHz, OTHER DSP, CQFP240
Number of functions 1 1 1 1 1 1 1 1 1
Number of terminals 240 240 240 240 240 240 240 240 240
Maximum operating temperature 100 Cel 100 Cel 100 Cel 100 Cel 100 Cel 100 Cel 100 Cel 100 Cel 100 Cel
Minimum operating temperature -40 Cel -40 Cel -40 Cel -40 Cel -40 Cel -40 Cel -40 Cel -40 Cel -40 Cel
Maximum supply/operating voltage 5.25 V 5.25 V 5.25 V 5.25 V 5.25 V 5.25 V 5.25 V 5.25 V 5.25 V
Minimum supply/operating voltage 4.75 V 4.75 V 4.75 V 4.75 V 4.75 V 4.75 V 4.75 V 4.75 V 4.75 V
Rated supply voltage 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
External data bus width 48 48 48 48 48 48 48 48 48
Processing package description THERMALLY ENHANCED, HEAT SINK, Ceramic, Quad Flat Package-240 THERMALLY ENHANCED, HEAT SINK, Ceramic, Quad Flat Package-240 THERMALLY ENHANCED, HEAT SINK, Ceramic, Quad Flat Package-240 THERMALLY ENHANCED, HEAT SINK, Ceramic, Quad Flat Package-240 THERMALLY ENHANCED, HEAT SINK, Ceramic, Quad Flat Package-240 THERMALLY ENHANCED, HEAT SINK, Ceramic, Quad Flat Package-240 THERMALLY ENHANCED, HEAT SINK, Ceramic, Quad Flat Package-240 THERMALLY ENHANCED, HEAT SINK, Ceramic, Quad Flat Package-240 THERMALLY ENHANCED, HEAT SINK, Ceramic, Quad Flat Package-240
Lead-free Yes Yes Yes Yes Yes Yes Yes Yes Yes
EU RoHS regulations Yes Yes Yes Yes Yes Yes Yes Yes Yes
China RoHS regulations Yes Yes Yes Yes Yes Yes Yes Yes Yes
state ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE
Craftsmanship CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
packaging shape SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE
Package Size FLATPACK, HEAT SINK/SLUG, FINE PITCH FLATPACK, HEAT SINK/SLUG, FINE PITCH FLATPACK, HEAT SINK/SLUG, FINE PITCH FLATPACK, HEAT SINK/SLUG, FINE PITCH FLATPACK, HEAT SINK/SLUG, FINE PITCH FLATPACK, HEAT SINK/SLUG, FINE PITCH FLATPACK, HEAT SINK/SLUG, FINE PITCH FLATPACK, HEAT SINK/SLUG, FINE PITCH FLATPACK, HEAT SINK/SLUG, FINE PITCH
surface mount Yes Yes Yes Yes Yes Yes Yes Yes Yes
Terminal form GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING
Terminal spacing 0.5000 mm 0.5000 mm 0.5000 mm 0.5000 mm 0.5000 mm 0.5000 mm 0.5000 mm 0.5000 mm 0.5000 mm
terminal coating Gold OVER Nickel Gold OVER Nickel Gold OVER Nickel Gold OVER Nickel Gold OVER Nickel Gold OVER Nickel Gold OVER Nickel Gold OVER Nickel Gold OVER Nickel
Terminal location Four Four Four Four Four Four Four Four Four
Packaging Materials Ceramic, Metal-SEALED COFIRED Ceramic, Metal-SEALED COFIRED Ceramic, Metal-SEALED COFIRED Ceramic, Metal-SEALED COFIRED Ceramic, Metal-SEALED COFIRED Ceramic, Metal-SEALED COFIRED Ceramic, Metal-SEALED COFIRED Ceramic, Metal-SEALED COFIRED Ceramic, Metal-SEALED COFIRED
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
Address bus width 32 32 32 32 32 32 32 32 32
barrel shifter Yes Yes Yes Yes Yes Yes Yes Yes Yes
boundary scan Yes Yes Yes Yes Yes Yes Yes Yes Yes
Maximum FCLK clock frequency 40 MHz 40 MHz 40 MHz 40 MHz 40 MHz 40 MHz 40 MHz 40 MHz 40 MHz
floating point unit Yes Yes Yes Yes Yes Yes Yes Yes Yes
Internal bus architecture many many many many many many many many many
low power mode Yes Yes Yes Yes Yes Yes Yes Yes Yes
Microprocessor type Other digital signal processors Other digital signal processors Other digital signal processors Other digital signal processors Other digital signal processors Other digital signal processors Other digital signal processors Other digital signal processors Other digital signal processors
Number of data processing bits 32 32 32 32 32 32 32 32 32
STM32 Solution
In stm32f10x_rcc.h, are these all offsets? Are they mapped to the address offset register addresses in the peripheral 1M area?#define RCC_APB2Periph_AFIO ((uint32_t)0x00000001) #define RCC_APB2Periph_...
duzhiming stm32/stm8
Design of optimal horn antenna based on HFSS
The teacher asked me to design an optimal horn antenna with a center frequency of 6 GHz and a gain of 19dB. I had to design the process, model, optimize, analyze the impact of the result parameters on...
山谷里的居民 RF/Wirelessly
Detailed explanation of 50 typical analog circuit examples
[b][size=5][color=red]Detailed explanation of 50 typical analog circuit examples. If you are interested, you can read them in your spare time. Some of them can be tested. It is very interesting. Circu...
qwqwqw2088 Power technology
Energy-saving time-delay switch that can be directly connected to ordinary switches to replace ordinary switches
As the title says. Directly connected to the delay circuit of the ordinary switch at both ends, without changing the current wiring method, directly connected to the switch at both ends. You can use t...
harris Creative Market
New LED products that you can't miss
LED chandelier that displays 3D imagesThis is a super gorgeous chandelier designed by a company called NOVA for the 150th anniversary of the Zurich Polytechnic Institute in Switzerland. It is 5 meters...
lopopo Creative Market
usb virtual serial port communication problem
USB virtual serial port communication problem . Has anyone encountered such a situation? In the process of porting the virtual serial port , I found a strange phenomenon: when using the serial port de...
likyo stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1326  283  703  2704  533  27  6  15  55  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号