HY51V17804BSLJ-60 datasheet, PDF

HY51V17804BSLJ-60: DescriptionEDO DRAM, 2MX8, 60ns, CMOS, PDSO28, 0.300 INCH, PLASTIC, SOJ-28; Categorystorage storage; File Size384KB，8 Pages; ManufacturerSK Hynix; Websitehttp://www.hynix.com/eng/

Download Datasheet Parametric View All

HY51V17804BSLJ-60 Overview

EDO DRAM, 2MX8, 60ns, CMOS, PDSO28, 0.300 INCH, PLASTIC, SOJ-28

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	SK Hynix
Objectid	1439199352
Parts packaging code	SOJ
package instruction	0.300 INCH, PLASTIC, SOJ-28
Contacts	28
Reach Compliance Code	compliant
ECCN code	EAR99
compound_id	9703239
access mode	FAST PAGE WITH EDO
Maximum access time	60 ns
Other features	RAS ONLY/CAS BEFORE RAS/HIDDEN/SELF REFRESH
I/O type	COMMON
JESD-30 code	R-PDSO-J28
JESD-609 code	e0
length	18.42 mm
memory density	16777216 bit
Memory IC Type	EDO DRAM
memory width	8
Number of functions	1
Number of ports	1
Number of terminals	28
word count	2097152 words
character code	2000000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	2MX8
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	SOJ
Encapsulate equivalent code	SOJ28,.34
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	3.3 V
Certification status	Not Qualified
refresh cycle	2048
Maximum seat height	3.76 mm
self refresh	YES
Maximum standby current	0.0002 A
Maximum slew rate	0.12 mA
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7.62 mm

[TI recommended course] #Boost and buck-boost DCDC converters help wireless charging design#: //training.eeworld.com.cn/TI/show/course/5501...; well_kim TI Technology Forum

About learning ARM embedded: 1. Prerequisites for learning embedded systems( 1 ) Language foundation: relatively familiar with C language development, such as the writing and management of header files, and experience in coordina...; piggyfeng ARM Technology

How to use FPGA to control hps: I would like to ask, I want to use the FPGA button to control the HPS LED light, how can I do it?...; AD_DA FPGA/CPLD

After setting the startup and screen saver passwords on the WinCE device, you are asked to enter the password when synchronizing with the PC using ActiveSync: I have set up a power-on and screen saver password on my WinCE device. Both the power-on and screen saver passwords are normal. However, when I use ActvieSync to synchronize with my PC, I am prompted ...; qiyelian Embedded System

Flash read and write control: I'm currently researching images and need to use flash to store data, but it's not very easy to drive. Could you please give me some information? Thanks!...; 思维蓝图 FPGA/CPLD

Computer control system input/output channel joint simulation (A/D, D/A joint simulation): The AD conversion chip uses ADC0809 , and the DA conversion chip uses DAC0832 . Use a 4- digit digital tube to display the temperature collected by ADC0809 (assuming 0~100°C, simulated by a potentiome...; swjaniaoer 51mcu

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components