530HC1236M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530HC1236M00DGR

530HC1236M00DGR: DescriptionCMOS/TTL Output Clock Oscillator, 1236MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530HC1236M00DGR Overview

CMOS/TTL Output Clock Oscillator, 1236MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530HC1236M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Objectid	1769992734
Reach Compliance Code	unknown
compound_id	68202931
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1236 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

455kHz carrier oscillation circuit

Phase relationship between input and output signals of common emitter amplifier circuit

City gas alarm

Wire breaking circuit

Inverter circuit 1

875p computer motherboard circuit diagram_075

Please tell me: How to edit components when making components in proteus: I am making components, but I don't know how to choose the electrical type of the component pins, which always leads to production failure. I would like to ask you, what do these electrical types of p...; pka1987 Embedded System

About kernel-mode drivers: CE6.0 says that kernel-mode drivers cannot directly display user interfaces. It is necessary to add a UI PROXY component to the system and call the CeCallUserPro() function to install the user interfa...; kencai Embedded System

[Help] Should embedded system development be based on WinCE or Linux? Which is better?: Hello everyone, I am a fresh graduate in 2008, and I am taking the postgraduate entrance examination this year. I want to apply for the University of Science and Technology of China's Master of Engine...; zhanghuiyang Linux and Android

Helio Cyclone V SoC development board application Linux preparation: I am posting this today, preparing to start learning the Linux system. I was confused for a while, at least I encountered problems at the beginning, let alone the Linux system. Now I have sorted out t...; wu_zhjun FPGA/CPLD

[Qinheng RISC-V core CH582] UART1 send packet loss test: [i=s]This post was last edited by lugl4313820 on 2022-2-25 07:54[/i]I have previously used N32G45 to perform packet loss tests at various communication rates. Today, I will also perform a packet loss ...; lugl4313820 Domestic Chip Exchange

For those who like to learn English, this is English about electronics, very useful! ! ! !: ） Component equipment three-column transformer: three-column transformer ThrClnTrans double-column transformer: double-column transformer DblClmnTrans capacitor: Capacitor shunt capacitor: shunt capac...; wangqingtao Power technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components