EEWORLDEEWORLDEEWORLD

Part Number

Search

5AGXFA1D627I4N

Description
FPGA, 670 MHz, PBGA1152
Categorysemiconductor    Programmable logic devices   
File Size772KB,37 Pages
ManufacturerAltera (Intel)
Download Datasheet Parametric View All

5AGXFA1D627I4N Overview

FPGA, 670 MHz, PBGA1152

5AGXFA1D627I4N Parametric

Parameter NameAttribute value
Number of terminals1152
Processing package descriptionROHS COMPLIANT, FBGA-1152
stateActive
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
clock_frequency_max670 MHz
jesd_30_codeS-PBGA-B1152
Packaging MaterialsPLASTIC/EPOXY
ckage_codeBGA
packaging shapeSQUARE
Package SizeGRID ARRAY
seated_height_max2.7 mm
Rated supply voltage1.15 V
Minimum supply voltage1.12 V
Maximum supply voltage1.18 V
surface mountYES
Terminal formBALL
Terminal spacing1 mm
Terminal locationBOTTOM
length35 mm
width35 mm
Arria V Device Overview
2013.05.06
AV-51001
Subscribe
Feedback
The Arria
®
V device family consists of the most comprehensive offerings of mid-range FPGAs ranging from
the lowest power for 6 gigabits per second (Gbps) and 10 Gbps applications, to the highest mid-range FPGA
bandwidth 12.5 Gbps transceivers.
The Arria V devices are ideal for power-sensitive wireless infrastructure equipment, 20G/40G bridging,
switching, and packet processing applications, high-definition video processing and image manipulation,
and intensive digital signal processing (DSP) applications.
Related Information
Arria V Device Handbook: Known Issues
Lists the planned updates to the
Arria V Device Handbook
chapters.
Key Advantages of Arria V Devices
Table 1: Key Advantages of the Arria V Device Family
Advantage
Supporting Feature
Lowest static power in its class • Built on TSMC's 28 nm process technology and includes an abundance of
hard intellectual property (IP) blocks
• Power-optimized MultiTrack routing and core architecture
• Up to 50% lower power consumption than the previous generation device
• Lowest power transceivers of any midrange family
Improved logic integration and • 8-input adaptive logic module (ALM)
differentiation capabilities
• Up to 38.38 megabits (Mb) of embedded memory
• Variable-precision digital signal processing (DSP) blocks
Increased bandwidth capacity • Serial data rates up to 12.5 Gbps
• Hard memory controllers
Hard processor system (HPS) • Tight integration of a dual-core ARM Cortex-A9 MPCore processor, hard
with integrated ARM
®
IP, and an FPGA in a single Arria V system-on-a-chip (SoC) FPGA
Cortex -A9 MPCore processor • Supports over 128 Gbps peak bandwidth with integrated data coherency
between the processor and the FPGA fabric
©
2013 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX
words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words
and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html.
Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the
right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application
or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to
obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134
Regulated power supply design
When I was doing my graduation thesis, the task was to design a voltage-stabilized power supply module, which seemed very simple because there were a lot of materials on the Internet. As a result, the...
dq010dq Embedded System
Problems with using ads1255 and ina128
During the use of ads1255 and ina128, it was found that Long-term (1 to 2 months) power-on operation, The ADS1255 data will jump larger or exceed the full scale. After a period of power outage, it wil...
xjq2008xz TI Technology Forum
About developing a communication module based on the EPA protocol on ARM
Has anyone done this before? Please give me some clues!! Help!!...
思想者 ARM Technology
Let's discuss this issue,
I recently got a cool board, and there are many differential line treatments that I don't understand. As shown in the picture (illustration), the differential line did not change layers, but vias were...
245966960bai PCB Design
Learning simulation + how to achieve both high bandwidth and high gain + TINA-TI simulation verification
[i=s]This post was last edited by dontium on 2015-1-23 11:40[/i][align=left][font="][size=12.0pt]Deyisupport[/size][/font][font=宋体][size=12.0pt]Blog address: [/size][/font][url=deyisupport./blog/b/sig...
RONDO7174 Analogue and Mixed Signal
After 2 days of debugging the 51 MCU program, I found a problem. Is this a BUG of Keil C51?
[i=s]This post was last edited by bobde163 on 2016-3-18 11:39[/i] [size=4]I used Keil C51 to debug the 51 MCU program for 2 days. The main function is to use timer 0 to simulate a serial port. However...
bobde163 51mcu

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2074  2545  109  2512  1558  42  52  3  51  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号