EEWORLDEEWORLDEEWORLD

Part Number

Search

5AGXFA3G431C4N

Description
FPGA, 670 MHz, PBGA1152
Categorysemiconductor    Programmable logic devices   
File Size772KB,37 Pages
ManufacturerAltera (Intel)
Download Datasheet Parametric View All

5AGXFA3G431C4N Overview

FPGA, 670 MHz, PBGA1152

5AGXFA3G431C4N Parametric

Parameter NameAttribute value
Number of terminals1152
Processing package descriptionROHS COMPLIANT, FBGA-1152
stateActive
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
clock_frequency_max670 MHz
jesd_30_codeS-PBGA-B1152
Packaging MaterialsPLASTIC/EPOXY
ckage_codeBGA
packaging shapeSQUARE
Package SizeGRID ARRAY
seated_height_max2.7 mm
Rated supply voltage1.15 V
Minimum supply voltage1.12 V
Maximum supply voltage1.18 V
surface mountYES
Terminal formBALL
Terminal spacing1 mm
Terminal locationBOTTOM
length35 mm
width35 mm
Arria V Device Overview
2013.05.06
AV-51001
Subscribe
Feedback
The Arria
®
V device family consists of the most comprehensive offerings of mid-range FPGAs ranging from
the lowest power for 6 gigabits per second (Gbps) and 10 Gbps applications, to the highest mid-range FPGA
bandwidth 12.5 Gbps transceivers.
The Arria V devices are ideal for power-sensitive wireless infrastructure equipment, 20G/40G bridging,
switching, and packet processing applications, high-definition video processing and image manipulation,
and intensive digital signal processing (DSP) applications.
Related Information
Arria V Device Handbook: Known Issues
Lists the planned updates to the
Arria V Device Handbook
chapters.
Key Advantages of Arria V Devices
Table 1: Key Advantages of the Arria V Device Family
Advantage
Supporting Feature
Lowest static power in its class • Built on TSMC's 28 nm process technology and includes an abundance of
hard intellectual property (IP) blocks
• Power-optimized MultiTrack routing and core architecture
• Up to 50% lower power consumption than the previous generation device
• Lowest power transceivers of any midrange family
Improved logic integration and • 8-input adaptive logic module (ALM)
differentiation capabilities
• Up to 38.38 megabits (Mb) of embedded memory
• Variable-precision digital signal processing (DSP) blocks
Increased bandwidth capacity • Serial data rates up to 12.5 Gbps
• Hard memory controllers
Hard processor system (HPS) • Tight integration of a dual-core ARM Cortex-A9 MPCore processor, hard
with integrated ARM
®
IP, and an FPGA in a single Arria V system-on-a-chip (SoC) FPGA
Cortex -A9 MPCore processor • Supports over 128 Gbps peak bandwidth with integrated data coherency
between the processor and the FPGA fabric
©
2013 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX
words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words
and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html.
Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the
right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application
or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to
obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134
Multiple uses of CC6678 digital signal processor (DSP)
[align=left][color=rgb(85, 85, 85)][size=4] Like one of the inventors of the DSP, [color=#aa6666]Gene Frantz[/color], there is nothing more fun for me than to see how our customers put our processors ...
灞波儿奔 DSP and ARM Processors
Please help me solve the problem of communication protocol customization and data extraction, urgently waiting
Recently I am learning about serial communication between microcontroller and PC. My first question is, if the microcontroller wants to send 20 parameter data to the host PC, how should the communicat...
sp52758 Embedded System
How to draw the minimum system of Xilinx FPGA?
Could any kindhearted person help me, what does the minimum system of FPGA (xc3s400) consist of? Thank you...
xiaoliu109 FPGA/CPLD
I have a simple circuit problem.
I now need to make a door magnetic alarm device. The specific functions are: 1. It is required to have remote control function and arm by pressing the remote control. If the door magnetic is disconnec...
nidaoyu Industrial Control Electronics
AD7578 --- 12-bit successive approximation ADC
The AD7578 is a medium speed, monolithic, 12-bit CMOS A/D converter. It uses a successive approximation technique with a conversion time of 100μs and an auto-zero cycle at the beginning of each conver...
dontium ADI Reference Circuit
What romantic actions will you take on Valentine's Day?
Tomorrow is Chinese Valentine's Day. As a romantic person, what romantic gestures will you make towards her/him? :)...
maylove Talking

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1604  1757  2768  664  1106  33  36  56  14  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号