EEWORLDEEWORLDEEWORLD

Part Number

Search

5AGXFA3G631I4N

Description
FPGA, 670 MHz, PBGA1152
Categorysemiconductor    Programmable logic devices   
File Size772KB,37 Pages
ManufacturerAltera (Intel)
Download Datasheet Parametric View All

5AGXFA3G631I4N Overview

FPGA, 670 MHz, PBGA1152

5AGXFA3G631I4N Parametric

Parameter NameAttribute value
Number of terminals1152
Processing package descriptionROHS COMPLIANT, FBGA-1152
stateActive
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
clock_frequency_max670 MHz
jesd_30_codeS-PBGA-B1152
Packaging MaterialsPLASTIC/EPOXY
ckage_codeBGA
packaging shapeSQUARE
Package SizeGRID ARRAY
seated_height_max2.7 mm
Rated supply voltage1.15 V
Minimum supply voltage1.12 V
Maximum supply voltage1.18 V
surface mountYES
Terminal formBALL
Terminal spacing1 mm
Terminal locationBOTTOM
length35 mm
width35 mm
Arria V Device Overview
2013.05.06
AV-51001
Subscribe
Feedback
The Arria
®
V device family consists of the most comprehensive offerings of mid-range FPGAs ranging from
the lowest power for 6 gigabits per second (Gbps) and 10 Gbps applications, to the highest mid-range FPGA
bandwidth 12.5 Gbps transceivers.
The Arria V devices are ideal for power-sensitive wireless infrastructure equipment, 20G/40G bridging,
switching, and packet processing applications, high-definition video processing and image manipulation,
and intensive digital signal processing (DSP) applications.
Related Information
Arria V Device Handbook: Known Issues
Lists the planned updates to the
Arria V Device Handbook
chapters.
Key Advantages of Arria V Devices
Table 1: Key Advantages of the Arria V Device Family
Advantage
Supporting Feature
Lowest static power in its class • Built on TSMC's 28 nm process technology and includes an abundance of
hard intellectual property (IP) blocks
• Power-optimized MultiTrack routing and core architecture
• Up to 50% lower power consumption than the previous generation device
• Lowest power transceivers of any midrange family
Improved logic integration and • 8-input adaptive logic module (ALM)
differentiation capabilities
• Up to 38.38 megabits (Mb) of embedded memory
• Variable-precision digital signal processing (DSP) blocks
Increased bandwidth capacity • Serial data rates up to 12.5 Gbps
• Hard memory controllers
Hard processor system (HPS) • Tight integration of a dual-core ARM Cortex-A9 MPCore processor, hard
with integrated ARM
®
IP, and an FPGA in a single Arria V system-on-a-chip (SoC) FPGA
Cortex -A9 MPCore processor • Supports over 128 Gbps peak bandwidth with integrated data coherency
between the processor and the FPGA fabric
©
2013 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX
words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words
and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html.
Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the
right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application
or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to
obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134
Innovation and development of power supply technology
Human economic activities have entered the industrial economy era and are entering a period of rapid development of high-tech industries. The power supply is a power supply device located between the ...
zbz0529 Power technology
Adjustment of basic idle speed of electronically controlled vehicles 2
f. Determine the basic ignition timing. Use a timing lamp to check that the ignition advance angle at idle speed should meet the specified value of the vehicle model. When adjusting the basic ignition...
frozenviolet Automotive Electronics
EEWORLD University Hall----EE netizens DIY works: urban youth family security guards
EE netizen DIY work: Urban youth home security guard : https://training.eeworld.com.cn/course/4747...
传媒学子 Integrated technical exchanges
Hitachi Automobile Engine Design Technology
...
liumnqti Automotive Electronics
Ask the moderators and administrators for help
I believe that the administrators and moderators of the Electronic Engineering World Forum are the best. I beg you to help me. The teacher gave me a homework these two days, and I have to hand it in t...
08221034 MCU
LPC2103-UART0 interrupt enable register question
LPC2103-UART0 interrupt enable register question In the UART0 interrupt enable register, what are the three interrupt enable, RBR interrupt enable, THRE interrupt enable and Rx line status interrupt e...
富贵花开 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2458  1652  1278  1870  1932  50  34  26  38  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号