EEWORLDEEWORLDEEWORLD

Part Number

Search

531WC850M000DGR

Description
CMOS/TTL Output Clock Oscillator, 850MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531WC850M000DGR Overview

CMOS/TTL Output Clock Oscillator, 850MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531WC850M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency850 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Polygraph circuit diagram
[backcolor=white][font=Arial, Helvetica, sans-serif][color=#000000]They work by detecting the skin resistance between the fingers. The circuit detects the resistance between your fingers. Dry fingers ...
youluo Creative Market
IGBT high voltage variable frequency speed regulating power supply
Abstract: This paper puts forward several issues that need to be considered for variable frequency speed control of high voltage motors, such as series connection, harmonics and efficiency. It introdu...
zbz0529 Power technology
The first IC design and application seminar of the Chinese Academy of Sciences was held in Hangzhou
Hangzhou, June 20 (Reporter Ji Hongmei) From June 19 to 20, the two-day "2006 Chinese Academy of Sciences IC Design and Application Academic Seminar" was successfully held in Hangzhou. This conference...
fighting FPGA/CPLD
I want to learn PCB, is there any teacher willing to teach me?
I just graduated and work in embedded software. I like hardware design and want to learn PCB layout. I have free time at night when I don't have to work overtime. I want to ask a master to teach me ho...
晓旺andy PCB Design
Performance of a Cellular CDMA Mixer Using the MAX2538 and KSS IF Filter
This application note describes the performance of the MAX2538 LNA mixer IC matched to a Kinseki (KSS) 183.6MHz IF ( intermediate frequency ) . The performance of the cascaded circuit is shown in conj...
JasonYoo RF/Wirelessly
Experience YiPower - Try YiPower Power Module!
Thank you for your attention and participation in the Easy Power Supply event. After checking your weekly plans, the following netizens have obtained the trial of the Easy Power Supply module. We hope...
EEWORLD社区 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2219  2163  2659  640  968  45  44  54  13  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号