EEWORLDEEWORLDEEWORLD

Part Number

Search

HQCD-120-40.00-TTL-SEU-2

Description
INTERCONNECTION DEVICE, ROHS COMPLIANT
CategoryThe connector    The connector   
File Size1MB,2 Pages
ManufacturerSAMTEC
Websitehttp://www.samtec.com/
Environmental Compliance  
Download Datasheet Parametric View All

HQCD-120-40.00-TTL-SEU-2 Overview

INTERCONNECTION DEVICE, ROHS COMPLIANT

HQCD-120-40.00-TTL-SEU-2 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSAMTEC
package instructionROHS COMPLIANT
Reach Compliance Codecompliant
Connector typeINTERCONNECTION DEVICE
F-211
®
(0,50mm) .0197"
(0,80mm) .0315"
HQCD, EQCD SERIES
EQCD–040–04.00–TTL–STR–2
HQCD–030–06.00–TED–TED–1–F
Q STRIP COAX CABLE ASSEMBLIES
SPECIFICATIONS
For complete specifications see
www.samtec.com?HQCD or
www.samtec.com?EQCD
Cable:
38 AWG micro ribbon
coax cable
FILE NO. E111594
Signal Routing:
50Ω Single-Ended
Overall Length:
(95,3mm) 03.75" to
(1m) 40" standard
Cable Flexing Life:
>10,000 cycles
Cable Bending Radius:
<2,5mm
Plating:
Au over 50µ" (1,27µm) Ni
Current Rating:
300 milliamp max
Cable Propagation Delay:
4.79 nsec/meter
Operating Temp Range:
-25°C to +105°C
Unmating Force (-RT1 option):
-RT1 option increases
unmating force up to 50%
RoHS Compliant:
Yes
®
HQCD Mates with:
QTH, QSH
EQCD Mates with:
QTE, QSE
Surface Mount,
Edge Mount or
Panel Mount
38 AWG micro ribbon
coax cable
Socket or
Terminal
SCREW MOUNT
APPLICATIONS
• Screw & panel
mount options
• Retention pins
(–F, –S, –B)
0,50mm or
0,80mm pitch
HQCD
Cable
Length
39.37" (1m)
Rated @ 7dB Insertion Loss
EQCD
1.92 GHz / 3.84 Gbps 1.71 GHz / 3.42 Gbps
Performance and complete test data available at
www.samtec.com?EQCD, www.samtec.com?HQCD
or contact sig@samtec.com
Screw Mount
options
SO–0318–04–01–02
SO–0165–04–01–02
TYPE
APPLICATIONS
(12,70)
.500
NO. OF POSITIONS
PER ROW
WIRE LENGTH
–030, –060, –090, –120
HQCD
= (0,50mm) .0197" pitch
(16,56)
.652
–“XX.XX”
= Wire Length in Inches
(95,3mm) 03.75" Minimum
(HQCD Series)
–020, –040, –060, –080
(EQCD Series)
EQCD
= (0,80mm) .0315" pitch
(9,28)
.365
Processing conditions will
affect mated height.
OAL = Wire Length +
L
Wire Length
±
(1,27) .050
APPLICATION
SPECIFIC
• Other sizes and lengths
• Other terminations
• Other wire AWG
Contact Samtec
Note:
Cable lengths longer than
40.00" (1 meter) are not
supported with S.I. test data.
Note:
Verify part number with
Samtec’s Interactive Cable
Builder at www.samtec.com/
cable_builder/pitch.aspx
Note:
This Series is non-standard,
non-returnable.
END NO. 1
(–STL SHOWN)
END NO. 2
(–SEU SHOWN)
#4-40
Thread
END TO END
Surface Mount to
Surface Mount
Surface Mount to
Edge Mount (Terminal)
Surface Mount to
Edge Mount (Socket)
Edge Mount (Terminal) to
Edge Mount (Terminal)
Edge Mount (Terminal) to
Edge Mount (Socket)
Edge Mount (Socket) to
Edge Mount (Socket)
L
(24,13)
.950
(21,21)
.835
(20,47)
.806
(18,29)
.720
(17,55)
.691
(16,81)
.662
WWW.SAMTEC.COM
vxworks novice exchange group
I am still learning and I feel that my progress is slow. Create a group: 146575145 I hope we can communicate and make progress together. I also hope veterans will give me some advice. Thank you....
sukha1988 Real-time operating system RTOS
Graphical explanation of analog ground and digital ground
Why should analog ground and digital ground have their own independent loops? They are all grounds, why do they need to be separated? Link's level is very low, and I often ask some low-level questions...
牛默默 Analog electronics
Wince 5.0 real machine debugging issues
When I was debugging using Zhen, I hit a breakpoint in the program, but the breakpoint didn't work. Later, I was able to debug using other colleagues' computers. It should be a problem of my VS still ...
guijinwen Embedded System
FPGA Power Estimation
[p=28, null, left][color=rgb(46, 46, 46)][font=微软雅黑,]We often receive calls from engineers asking about the power consumption of the selected FPGA or SOC and whether there are typical values. In fact,...
chenzhufly FPGA/CPLD
How to design addition and subtraction pulses?
I am a novice and want to use vhdl to implement an add-subtract pulse controller. The specific function is that if there is a "add" signal, a pulse is added to the local clock pulse, and if there is a...
amsams FPGA/CPLD
I found someone doing a topic on op amps. To help me learn, please support the op amp information in the forum.
Hurry up, there is strength in numbers, and we should strike while the iron is hot. Let's take all the information about op amps and study them as a special topic on op amps. I think this will be very...
小娜 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1702  573  1452  200  1870  35  12  30  5  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号