SZ6A13SMSTX datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Discrete semiconductor> diode> SZ6A13SMSTX

SZ6A13SMSTX: DescriptionZener Diode, 13V V(Z), 10%, 10W, Silicon, Unidirectional, HERMETIC SEALED, GLASS, SMS, 2 PIN; CategoryDiscrete semiconductor diode; File Size142KB，2 Pages; ManufacturerSSDI; Websitehttp://www.ssdi-power.com/

Download Datasheet Parametric View All

SZ6A13SMSTX Overview

Zener Diode, 13V V(Z), 10%, 10W, Silicon, Unidirectional, HERMETIC SEALED, GLASS, SMS, 2 PIN

SZ6A13SMSTX Parametric

Parameter Name	Attribute value
Maker	SSDI
package instruction	E-LELF-R2
Contacts	2
Reach Compliance Code	compliant
ECCN code	EAR99
Shell connection	ISOLATED
Configuration	SINGLE
Diode component materials	SILICON
Diode type	ZENER DIODE
JESD-30 code	E-LELF-R2
Number of components	1
Number of terminals	2
Package body material	GLASS
Package shape	ELLIPTICAL
Package form	LONG FORM
polarity	UNIDIRECTIONAL
Maximum power dissipation	10 W
Certification status	Not Qualified
Nominal reference voltage	13 V
surface mount	YES
technology	ZENER
Terminal form	WRAP AROUND
Terminal location	END
Maximum voltage tolerance	10%
Working test current	100 mA

Preview

Download Datasheet

View All

Solid State Devices, Inc.

14701 Firestone Blvd * La Mirada, Ca 90638

Phone: (562) 404-4474 * Fax: (562) 404-1773

ssdi@ssdi-power.com * www.ssdi-power.com

SZ6A7.5 thru SZ6A270

and

SZ6B7.5 thru SZ6B270

6.0W, 8.0W, and 10W

7.5 – 270 VOLTS

ZENER DIODES

DESIGNER’S DATA SHEET

FEATURES:

Hermetically Sealed in Glass

Axial Lead Rated at 6 Watts

Stud Mount Rated at 8 Watts

Surface Mount Rated at 10 Watts

Available to TX, TXV, and Space Levels

Available in 10% and 5% Tolerances. For other Voltage

Tolerances, Contact Factory.

Maximum Ratings

Nominal Zener Voltage

Forward Surge Current

8.3 msec pulse

Zener Current

Continuous Power

Axial

C, SMS

Axial

C, SMS

Symbol

Value

Units

FSM

Top,

Tstg

θJL

θJE

θJS

7.5 - 270

1 - 44

20.4 - 750

27.2 - 1000

34 - 1250

ºC

AXIAL (__)

DIM

MIN.

---

.047”

1.00”

MAX

.158”

.185”

.053”

---

All dimensions are prior to soldering

Operating and Storage Temp.

Thermal Resistance,

Junction to Lead, L=3/8” (for Axial)

Junction to End Cap (for SMS)

Junction to Stud (for C and V)

-65 to +175

MINISTUD (C)

ºC/W

All dimensions are prior to soldering

Part Number/Ordering Information

SZ6

__ __

│

└

│

└

__ __

│

└

Screening

= Not Screened

TX = TX Level

TXV = TXV

S = S Level

Package Type

= Axial Leaded

C = Ministud (CR for Reverse Polarity)

V = Isolated Ministud (VR for Reverse

Polarity)

SMS = Surface Mount Square Tab

ISOLATED MINISTUD (V)

All dimensions are prior to

soldering

Voltage/Family

3.3 thru 100 = 3.3V thru 100V, See Table on Page 2

DIM

MIN.

.155”

.190”

.023”

Body to Tab Clearance: .001”

Voltage Tolerance

A = 10% Voltage Tolerance

B = 5% Voltage Tolerance

MAX.

.185”

.220”

.027”

SQUARE TAB (SMS)

All dimensions are prior to soldering

NOTE:

All specifications are subject to change without notification.

SCD's for these devices should be reviewed by SSDI prior to release.

DATA SHEET #: Z00005F

DOC

Recommended Resources

Mono integrated circuit OTL power amplifier circuit

Level detector circuit diagram with hysteresis

DC bias magnetic system circuit

Practical circuit diagram of battery management system

Use fluorescent lamp starter to make household appliance indicator light

4.59MHz oscillator using TTL circuit

How to modify the channel?: Scenario description: Now there is a PAN coordinator, a routing node, and two terminal nodes. The parent node of one terminal is the PAN coordinator, and the other is a routing node. Now the network h...; invoker_zc RF/Wirelessly

Definition and function of the middle segment in DSP program: The target file generated by TI's compiler is a modular ELF format file. Code and data are organized in the form of segments in the ELF file. An ELF segment occupies a continuous block of code or data...; fish001 DSP and ARM Processors

Graduates want to be electronic engineers: If graduates want to be electronic engineers, what knowledge should they prepare and what software should they be proficient in?...; WarrenEBuffet Recruitment

【Design Tools】Xilinx ISE 12 Design Suite Innovative Features Detailed Graphics and Text: This is the PPT presentation by Zhang Yuqing, Director of Marketing and Applications for Asia Pacific, at the Xilinx ISE12 Design Suite launch event. Zhang Yuqing introduced the latest features of ISE...; GONGHCU FPGA/CPLD

Testability Design Principles for Printed Circuit Boards: Testability design principles for printed circuit boards 1. Based on the specific circuits and functions of the board, you can choose whether each part of the circuit on the board needs to use corresp...; 安_然 PCB Design

FPGA project requirements: ...; huangna FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components