Obsolete - Not Recommended for New Designs
U630H16
HardStore
2K x 8 nvSRAM
Features
Description
The U630H16 has two separate
modes of operation: SRAM mode
and nonvolatile mode, determined
by the state of the NE pin.
In SRAM mode, the memory ope-
rates as an ordinary static RAM. In
nonvolatile operation, data is trans-
ferred in parallel from SRAM to
EEPROM or from EEPROM to
SRAM. In this mode SRAM
functions are disabled.
The U630H16 is a fast static RAM
(25, 35, 45 ns), with a nonvolatile
electrically
erasable
PROM
(EEPROM) element incorporated
in each static memory cell. The
SRAM can be read and written an
unlimited number of times, while
independent nonvolatile data resi-
des in EEPROM. Data transfers
from the SRAM to the EEPROM
(the STORE operation), or from the
EEPROM to the SRAM (the
RECALL operation) are initiated
through the state of the NE pin.
The U630H16 combines the high
performance and ease of use of a
fast SRAM with nonvolatile data
integrity.
Once a STORE cycle is initiated,
further input or output are disabled
until the cycle is completed.
Internally, RECALL is a two step
procedure. First, the SRAM data is
cleared and second, the nonvola-
tile information is transferred into
the SRAM cells.
The RECALL operation in no way
alters the data in the EEPROM
cells. The nonvolatile data can be
recalled an unlimited number of
times.
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
High-performance CMOS nonvo-
latile static RAM 2048 x 8 bits
25, 35 and 45 ns Access Times
12, 20 and 25 ns Output Enable
Access Times
Hardware STORE Initiation
(STORE Cycle Time < 10 ms)
Automatic STORE Timing
10
6
STORE cycles to EEPROM
100 years data retention in
EEPROM
Automatic RECALL on Power Up
Hardware RECALL Initiation
(RECALL Cycle Time < 20 ms)
Unlimited RECALL cycles from
EEPROM
Unlimited Read and Write to
SRAM
Single 5 V ± 10 % Operation
Operating temperature ranges:
0to70 ×C
-40to85 ×C
-40to125 °C(only 35 ns)
QS 9000 Quality Standard
ESD protection > 2000 V
(MIL STD 883C M3015.7-HBM)
RoHS compliance and Pb- free
Packages:SOP28 (300 mil),
PDIP28 (300/600 mil)
Pin Configuration
NE
n.c.
A7
A6
A5
A4
A3
A2
A1
A0
DQ0
DQ1
DQ2
VSS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
VCC
W
n.c.
A8
A9
n.c.
G
A10
E
DQ7
DQ6
DQ5
DQ4
DQ3
Pin Description
Signal Name
A0 - A10
DQ0 - DQ7
E
G
W
NE
VCC
VSS
Signal Description
Address Inputs
Data In/Out
Chip Enable
Output Enable
Write Enable
Nonvolatile Enable
Power Supply Voltage
Ground
PDIP
22
SOP
21
20
19
18
17
16
15
Top View
March 31, 2006
STK Control #ML0036
1
Rev 1.0
U630H16
Block Diagram
EEPROM Array
32 x (64 x 8)
STORE
Row Decoder
A5
A6
A7
A8
A9
SRAM
Array
32 Rows x
64 x 8 Columns
RECALL
V
CC
V
SS
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
Input Buffers
Column I/O
Column Decoder
Store/
Recall
Control
V
CC
A0 A1 A2 A3 A4 A10
G
NE
E
W
Truth Table for SRAM Operations
Operating Mode
Standby/not selected
Internal Read
Read
Write
*
H or L
Characteristics
All voltages are referenced to V
SS
= 0 V (ground).
All characteristics are valid in the power supply voltage range and in the operating temperature range specified.
Dynamic measurements are based on a rise and fall time of
≤
5 ns, measured between 10 % and 90 % of V
I
, as well as
input levels of V
IL
= 0 V and V
IH
= 3 V. The timing reference level of all input and output signals is 1.5 V,
with the exception of the t
dis
-times and t
en
-times, in which cases transition is measured
±
200 mV from steady-state voltage.
E
H
L
L
L
NE
*
W
*
G
*
DQ0 - DQ7
High-Z
High-Z
Data Outputs Low-Z
Data Inputs High-Z
H
H
H
H
H
L
H
L
*
Absolute Maximum Ratings
a
Power Supply Voltage
Input Voltage
Output Voltage
Power Dissipation
Operating Temperature
C-Type
K-Type
A-Type
Symbol
V
CC
V
I
V
O
P
D
T
a
T
stg
Min.
-0.5
-0.3
-0.3
Max.
7
V
CC
+0.5
V
CC
+0.5
1
Unit
V
V
V
W
°C
°C
°C
°C
0
-40
-40
-65
70
85
85
150
Storage Temperature
a: Stresses greater than those listed under „Absolute Maximum Ratings“ may cause permanent damage to the device. This is a stress
rating only, and functional operation of the device at condition above those indicated in the operational sections of this specification is
not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
STK Control #ML0036
2
Rev 1.0
March 31, 2006
U630H16
DC Characteristics
Symbol
V
CC
I
OH
I
OL
V
CC
V
OH
V
OL
V
CC
High
Low
I
IH
I
IL
V
IH
V
IL
V
CC
I
OHZ
I
OLZ
V
OH
V
OL
Conditions
= 4.5 V
=-4 mA
= 8 mA
= 4.5 V
= 2.4 V
= 0.4 V
= 5.5 V
= 5.5 V
= 0V
= 5.5 V
= 5.5 V
= 0V
Min.
Max.
Unit
Output High Voltage
Output Low Voltage
Output High Current
Output Low Current
Input Leakage Current
V
OH
V
OL
I
OH
I
OL
2.4
0.4
-4
8
V
V
mA
mA
1
-1
μA
μA
Output Leakage Current
High at Three-State- Output
Low at Three-State- Output
1
-1
μA
μA
SRAM Memory Operations
Switching Characteristics
No.
Read Cycle
1
2
3
4
5
6
7
8
9
Read Cycle Time
f
Address Access Time to Data Valid
g
Chip Enable Access Time to Data Valid
Output Enable Access Time to Data Valid
E HIGH to Output in High-Z
h
G HIGH to Output in High-Z
h
E LOW to Output in Low-Z
G LOW to Output in Low-Z
Output Hold Time after Addr. Change
g
Symbol
Alt.
t
AVAV
t
AVQV
t
ELQV
t
GLQV
t
EHQZ
t
GHQZ
t
ELQX
t
GLQX
t
AXQX
t
ELICCH
t
EHICCL
IEC
t
cR
t
a(A)
t
a(E)
t
a(G)
t
dis(E)
t
dis(G)
t
en(E)
t
en(G)
t
v(A)
t
PU
t
PD
5
0
3
0
25
35
45
Unit
Min. Max. Min. Max. Min. Max.
25
25
25
12
13
13
5
0
3
0
25
35
35
35
35
20
17
17
5
0
3
0
45
45
45
45
25
20
20
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
10 Chip Enable to Power Active
e
11 Chip Disable to Power Standby
d, e
e:
f:
g:
h:
Parameter guaranteed but not tested.
Device is continuously selected with E and G both LOW.
Address valid prior to or coincident with E transition LOW.
Measured
±
200 mV from steady state output voltage.
STK Control #ML0036
4
Rev 1.0
March 31, 2006
U630H16
Read Cycle 1: Ai-controlled (during Read cycle: E = G = V
IL
, W = NE = V
IH
)
f
t
cR
(1)
Ai
DQi
Output
Previous Data Valid
t
v(A)
(9)
Address Valid
t
a(A)
(2)
Output Data Valid
Read Cycle 2: G-, E-controlled (during Read cycle: W = NE = V
IH
)
g
t
cR
(1)
Ai
E
G
DQi
Output
Address Valid
t
a(A)
(2)
t
a(E)
(3)
t
en(E)
(7)
t
a(G)
(4)
t
en(G)
(8)
High Impedance
t
PU
(10)
ACTIVE
STANDBY
Output Data Valid
t
PD
(11)
t
dis(E)
(5)
t
dis(G)
(6)
I
CC
No. Switching Characteristics
Write Cycle
12 Write Cycle Time
13 Write Pulse Width
14 Write Pulse Width Setup Time
15 Address Setup Time
16 Address Valid to End of Write
17 Chip Enable Setup Time
18 Chip Enable to End of Write
19 Data Setup Time to End of Write
20 Data Hold Time after End of Write
21 Address Hold after End of Write
22 W LOW to Output in High-Z
h, i
23 W HIGH to Output in Low-Z
Symbol
Alt. #1 Alt. #2
t
AVAV
t
WLWH
t
WLEH
t
AVWL
t
AVWH
t
ELWH
t
ELE
H
t
DVWH
t
WHDX
t
WHAX
t
WLQZ
t
WHQX
t
DVEH
t
EHDX
t
EHAX
t
AVEL
t
AVAV
IEC
t
cW
t
w(W)
t
su(W)
t
su(A)
25
35
45
Unit
Min. Max. Min. Max. Min. Max.
25
20
20
0
20
20
20
12
0
0
10
5
5
35
30
30
0
30
30
30
18
0
0
13
5
45
35
35
0
35
35
35
20
0
0
15
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
t
AVEH
t
su(A-WH)
t
su(E)
t
w(E)
t
su(D)
t
h(D)
t
h(A)
t
dis(W)
t
en(W)
March 31, 2006
STK Control #ML0036
5
Rev 1.0
DSP and ARM Processors
京公网安备 11010802033920号
EEWORLD
