EEWORLDEEWORLDEEWORLD

Part Number

Search

UT8R1M39-21XPC

Description
SRAM Module, 1MX39, 20ns, CMOS, CQFP132, 0.900 INCH, CERAMIC, SIDE BRAZED, QFP-132
Categorystorage    storage   
File Size233KB,24 Pages
ManufacturerCobham Semiconductor Solutions
Download Datasheet Parametric View All

UT8R1M39-21XPC Overview

SRAM Module, 1MX39, 20ns, CMOS, CQFP132, 0.900 INCH, CERAMIC, SIDE BRAZED, QFP-132

UT8R1M39-21XPC Parametric

Parameter NameAttribute value
MakerCobham Semiconductor Solutions
Parts packaging codeQFP
package instruction0.900 INCH, CERAMIC, SIDE BRAZED, QFP-132
Contacts132
Reach Compliance Codeunknown
ECCN code3A991.B.2.A
Maximum access time20 ns
JESD-30 codeS-CQFP-G132
JESD-609 codee4
length22.86 mm
memory density40894464 bit
Memory IC TypeSRAM MODULE
memory width39
Number of functions1
Number of terminals132
word count1048576 words
character code1000000
Operating modeASYNCHRONOUS
organize1MX39
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeGQFP
Package shapeSQUARE
Package formFLATPACK, GUARD RING
Parallel/SerialPARALLEL
Certification statusNot Qualified
Maximum seat height7.87 mm
Maximum supply voltage (Vsup)2 V
Minimum supply voltage (Vsup)1.7 V
Nominal supply voltage (Vsup)1.9 V
surface mountYES
technologyCMOS
Terminal surfaceGOLD
Terminal formGULL WING
Terminal pitch0.635 mm
Terminal locationQUAD
width22.86 mm
Standard Products
UT8R1M39 40Megabit SRAM MCM
UT8R2M39 80Megabit SRAM MCM
UT8R4M39 160Megabit SRAM MCM
Preliminary Data Sheet
December 7, 2012
www.aeroflex.com/memories
FEATURES
20ns Read, 10ns Write maximum access times available
Functionally compatible with traditional 1M, 2M, or 4M x
39 SRAM devices
CMOS compatible input and output levels, three-state
bidirectional data bus
- I/O Voltages 2.3V to 3.6V, 1.7V to 2.0V core
Available densities:
- UT8R1M39: 40, 894, 464 bits
- UT8R2M39: 81, 788, 928 bits
- UT8R4M39: 163, 577, 856 bits
Operational Environment:
- Total-dose: 100 krad(Si)
- SEL Immune: <110 MeV-cm
2
/mg
- SEU error rate = 7.3x10
-7
errors/bit-day assuming
geosynchronous orbit, Adam’s 90% worst environment.
Packaging options:
- 132-lead side-brazed dual cavity ceramic quad flatpack
Standard Microelectronics Drawing:
- UT8R1M39: 5962-10205
- QML Q, Q+ and V compliant part
- UT8R2M39: 5962-10206
- QML Q, Q+ compliant part
- QML V pending
- UT8R4M39: 5962-10207
- QML Q and Q+ pending
INTRODUCTION
The UT8R1M39, UT8R2M39, and UT8R4M39 are high
performance CMOS static RAM multichip modules (MCMs)
organized as two, four, or eight individual 524,288 words x 39
bits dice respectively. Easy memory expansion is provided by
active LOW chip enables (En), an active LOW output enable
(G), and three-state drivers. This device has a power-down
feature that reduces power consumption by more than 90% when
deselected.
Writing to the device is accomplished by driving one of the chip
enable (En) inputs LOW and the write enable (W) input LOW.
Data on the 39 I/O pins (DQ0 through DQ38) is then written into
the location specified on the address pins (A0 through A18).
Reading from the device is accomplished by driving one of the
chip enables (En) and output enable (G) LOW while driving
write enable (W) HIGH. Under these conditions, the contents of
the memory location specified by the address pins will appear
on the I/O pins.
Note:
Only one En pin may be active at any time.
The 39 input/output pins (DQ0 through DQ38) are placed in a
high impedance state when the device is deselected (En HIGH),
the outputs are disabled (G HIGH), or during a write operation
(En LOW, W LOW).
Figure 1. Block Diagram
1
Drivers for USB interfaces include PL2303, tusb3410, CH376, and serial port drivers
About USB interface drivers, including PL2303, tusb3410,376, and serial port drivers. Hope it is useful. [[i] This post was last edited by youluo on 2013-10-13 11:08 [/i]]...
youluo Analog electronics
The concept and solution structure of first-order linear differential equations
Have you noticed that the differential equation of the circuit of inductance and capacitance is very important?...
gaoyang9992006 Integrated technical exchanges
The gameplay of the evaluation channel has been upgraded! You can also get evaluation coupons by playing the board~
No nonsense here, just two notifications!1. The evaluation channel will launch evaluation experience coupons for general evaluation activities (except special activities such as ST competitions, etc.)...
okhxyyo Download Centre
We haven’t had enough of DDR3/4 yet, DDR5 is here
Author: Huang Gang, a member of Yibo Technology Expressway Media"Our DDR3 runs very stably!", "Our DDR4 system has sufficient operating speed and bandwidth!" When everyone is still immersed in the sta...
yvonneGan PCB Design
Welcome Crazy_HUA to become the moderator of [FPGA/CPLD]!
[color=#0000ff][size=5] Crazy_HUA, although he has not been in our forum for long, I can always see him in [/size][size=5]【[/size][size=5] [/size][size=5]FPGA/CPLD[/size][size=5] [/size][size=5]】[/siz...
maylove FPGA/CPLD
RS485 serial communication one party sends valid
I'm using msp430 f1232 to communicate with two boards through RS485. The two boards A and B send 2000 data from 1 to 1000 to each other. At 4800 baud rate, everything works fine. But at 9600 baud rate...
b18512162 Microcontroller MCU

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2102  1440  1037  1138  399  43  29  21  23  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号