Freescale Semiconductor
Data Sheet: Technical Data
Document Number: MPC8536EEC
Rev. 5, 09/2011
MPC8536E
MPC8536E PowerQUICC III
Integrated Processor
Hardware Specifications
• High-performance, 32-bit e500 core, scaling up to
1.5 GHz, that implements the Power Architecture®
technology
– 36-bit physical addressing
– Double-precision embedded floating point APU using
64-bit operands
– Embedded vector and scalar single-precision
floating-point APUs using 32- or 64-bit operands
– Memory management unit (MMU)
• Integrated L1/L2 cache
– L1 cache—32-Kbyte data and 32-Kbyte instruction
– L2 cache—512-Kbyte (8-way set associative)
• DDR2/DDR3 SDRAM memory controller with full ECC
support
– One 64-bit/32-bit data bus
– Up to 333-MHz clock (667-MHz data rate)
– Supporting up to 16 Gbytes of main memory
– Using ECC, detects and corrects all single-bit errors and
detects all double-bit errors and all errors within a nibble
– Invoke a level of system power management by
asserting MCKE SDRAM signal on-the-fly to put the
memory into a low-power sleep mode
– Both hardware and software options to support
battery-backed main memory
• Integrated security engine (SEC) optimized to process all
the algorithms associated with IPsec, IKE, SSL/TLS,
iSCSI, SRTP, IEEE Std 802.16e™, and 3GPP.
– XOR engine for parity checking in RAID storage
applications
• Enhanced Serial peripheral interfaces (eSPI)
– Support boot capability from eSPI
• Two enhanced three-speed Ethernet controllers (eTSECs)
with SGMII support
– Three-speed support (10/100/1000 Mbps)
– Two IEEE Std 802.3®, IEEE 802.3u, IEEE 802.3x,
IEEE 802.3z, IEEE 802.3ac, IEEE 802.3ab, and
IEEE Std 1588™-compatible controllers
MAPBGA–783
29 mm x 29 mm
•
•
•
•
•
•
•
•
•
•
•
•
– Support for various Ethernet physical interfaces: GMII,
TBI, RTBI, RGMII, MII, RGMII, RMII, and SGMII
– Support TCP/IP acceleration and QOS features
– MAC address recognition and RMON statistics support
– Support ARP parsing and generating wake-up events
based on the parsing results while in deep sleep mode
– Support accepting and storing packets while in deep
sleep mode
High-speed interfaces (multiplexed) supporting:
– Three PCI Express interfaces
– PCI Express 1.0a compatible
– One x8/x4/x2/x1 PCI Express interface
– Two x4/x2/x1 ports, or,
– One x4/x2/x1 port and Two x2/x1 ports
– Two SGMII interfaces
– Two Serial ATA (SATA) controllers support SATA I and
SATA I data rates
PCI 2.2 compatible PCI controller
Three universal serial bus (USB) dual-role controllers
comply with USB specification revision 2.0
133-MHz, 32-bit, enhanced local bus (eLBC) with memory
controller
Enhanced secured digital host controller (eSDHC) used for
SD/MMC card interface
– Support boot capability from eSDHC
Integrated four-channel DMA controller
Dual I
2
C and dual universal asynchronous
receiver/transmitter (DUART) support
Programmable interrupt controller (PIC)
Power management, low standby power
– Support Doze, Nap, Sleep, Jog, and Deep Sleep mode
– PMC wake on: LAN activity, USB connection or remote
wakeup, GPIO, internal timer, or external interrupt event
System performance monitor
IEEE Std 1149.1™-compatible, JTAG boundary scan
783-pin FC-PBGA package, 29 mm
×
29 mm
© 2011 Freescale Semiconductor, Inc. All rights reserved.
Table of Contents
1
2
Pin Assignments and Reset States . . . . . . . . . . . . . . . . . . . . .3
1.1 Pin Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4
Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . .21
2.1 Overall DC Electrical Characteristics . . . . . . . . . . . . . .21
2.2 Power Sequencing . . . . . . . . . . . . . . . . . . . . . . . . . . . .25
2.3 Power Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . .26
2.4 Input Clocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .29
2.5 RESET Initialization . . . . . . . . . . . . . . . . . . . . . . . . . . .31
2.6 DDR2 and DDR3 SDRAM . . . . . . . . . . . . . . . . . . . . . .32
2.7 eSPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .38
2.8 DUART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .40
2.9 Ethernet: Enhanced Three-Speed Ethernet (eTSEC),
MII Management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .40
2.10 Ethernet Management Interface Electrical Characteristics
61
2.11 USB. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .63
2.12 enhanced Local Bus Controller (eLBC) . . . . . . . . . . . .66
2.13 Enhanced Secure Digital Host Controller (eSDHC) . . .75
2.14 Programmable Interrupt Controller (PIC) . . . . . . . . . . .77
2.15 JTAG . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .77
2.16 Serial ATA (SATA) . . . . . . . . . . . . . . . . . . . . . . . . . . . . .79
2.17 I
2
C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .85
2.18 GPIO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .88
2.19 PCI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .89
2.20 High-Speed Serial Interfaces . . . . . . . . . . . . . . . . . . . .91
3
2.21 PCI Express. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100
2.23 Clocking. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106
2.24 Thermal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110
Hardware Design Considerations . . . . . . . . . . . . . . . . . . . . 114
3.1 System Clocking . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114
3.2 Power Supply Design and Sequencing . . . . . . . . . . . 114
3.3 Pin States in Deep Sleep State . . . . . . . . . . . . . . . . . 115
3.4 Decoupling Recommendations . . . . . . . . . . . . . . . . . 115
3.5 SerDes
Block
Power
Supply
Decoupling
Recommendations. . . . . . . . . . . . . . . . . . . . . . . . . . . 116
3.6 Connection Recommendations . . . . . . . . . . . . . . . . . 116
3.7 Pull-Up and Pull-Down Resistor Requirements . . . . . 116
3.8 Output Buffer DC Impedance . . . . . . . . . . . . . . . . . . 116
3.9 Configuration Pin Muxing . . . . . . . . . . . . . . . . . . . . . 117
3.10 JTAG Configuration Signals . . . . . . . . . . . . . . . . . . . 118
3.11 Guidelines for High-Speed Interface Termination . . . 120
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121
4.1 Part Numbers Fully Addressed by this Document. . . 122
4.2 Part Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122
4.3 Part Numbering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 123
Package Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 123
5.1 Package Parameters for the FC-PBGA . . . . . . . . . . . 123
5.2 Mechanical Dimensions of the FC-PBGA . . . . . . . . . 124
Product Documentation. . . . . . . . . . . . . . . . . . . . . . . . . . . . 125
Document Revision History . . . . . . . . . . . . . . . . . . . . . . . . . 125
4
5
6
7
MPC8536E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 5
2
Freescale Semiconductor
Pin Assignments and Reset States
This figure shows the major functional units within the chip.
e500 Core
32-Kbyte
D-Cache
32-Kbyte
I-Cache
512-Kbyte
L2 Cache
Power
Management
MPC8536E
Performance
Monitor
Timers
Enhanced
Local Bus
SEC
OpenPIC
Coherency
Module
eSPI
DUART
2x I
2
C
64-bit
Async
DDR2/DDR3
Queue SDRAM Controller
with ECC
SD
MMC
USB
Host/
Device
ULPI
USB
Host/
Device
ULPI
USB
Host/
Device
ULPI
SATA
SATA
Gigabit
Gigabit
Ethernet
Ethernet
w/ IEEE 1588 w/ IEEE 1588
SGMII
SGMII
PCI 32
DMA
PCI-e
PCI-e
PCI-e
2 Lane SERDES
8 Lane SERDES
Figure 1. Chip Block Diagram
1
Pin Assignments and Reset States
NOTE
The naming convention of TSEC1 and TSEC3 is used to allow the splitting voltage rails
for the eTSEC blocks and to ease the port of existing PowerQUICC III software
NOTE
The UART_SOUT[0:1] and TEST_SEL pins must be set to a proper state during POR
configuration. See
Table 1
for more details.
MPC8536E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 5
Freescale Semiconductor
3
Pin Assignments and Reset States
1.1
A
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
MDQ
[44]
Pin Map
B
GVDD
MDQ
[40]
MDQ
[45]
The following figures provide the pin map of the chip.
C
MDQS
[5]
MDM
[5]
MDQ
[41]
MCS
[2]
MRAS
D
MDQ
[32]
MDQS
[5]
MCS
[0]
GVDD
E
MDQ
[46]
GVDD
F
MDQ
[47]
MDQ
[42]
MDQ
[33]
G
MDQ
[34]
MDQ
[43]
GVDD
MDM
[4]
MDQ
[37]
MCS
[3]
GVDD
MA
[1]
H
GND
MDQ
[35]
MDQ
[38]
J
MDQ
[56]
MDQ
[60]
MDQ
[52]
MDQ
[39]
MDQS
[4]
MCK
[2]
K
MDQ
[57]
MDQ
[61]
GVDD
MDQ
[53]
MDQS
[4]
MCK
[2]
GND
L
GND
MDM
[7]
MDM
[6]
MDQ
[49]
MDQ
[48]
M
GVDD
MDQS
[7]
MDQS
[6]
MDQS
[6]
N
MDQS
[7]
P
MDQ
[58]
MDM
[62]
MDQ
[51]
MDQ
[55]
R
MDQ
[59]
MDQ
[63]
GVDD
Rvsd
T
U
V
W
Y
AA
AB
AC
AD
AE
AF
AG
AH
USB1_
DIR
USB1_
PWR-
FAULT
AVDD_ TSEC3_ TSEC3_ TSEC1_ TSEC1_ TSEC1_ USB1_D USB1_D USB1_ USB1_D USB1_D USB1_
RXD
SRDS2 RX_CLK RXD
TX_EN
RX_DV
CLK
STP
[0]
[2]
[5]
[7]
[3]
[1]
AGND_ TSEC3_ TSEC3_ TSEC1_ TSEC1_ TSEC1_ USB1_D USB1_D USB1_D USB1_D USB1_
RXD
SRDS2 RXD
NXT
RX_DV GTX_CLK RXD
[1]
[3]
[4]
[6]
[1]
[0]
[3]
SD2_
PLL_
TPA
TSEC3_
RX_ER
USB1_
TSEC3_ TSEC3_ TSEC1_ TSEC1_ TSEC1_ TSEC1_
PCTL0/ USB2_D USB2_D
RXD
RXD
TXD
RXD RX_CLK RXD
[0]
[1]
GPIO[6]
[2]
[0]
[3]
[2]
[7]
GND
TVDD
TSEC1_
TXD
[1]
GND
LVDD
USB1_
TSEC1_ PCTL1/
TX_CLK GPIO[7]
GND
OVDD
GND
OVDD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
GND
MDQ
[50]
MDQ
[54]
GVDD
GND
MBA
[0]
MA
[10]
MAPAR_
OUT
GND
MCK
[3]
MCK
[0]
MA
[3]
MA
[6]
MA
[11]
MAPAR_
ERR
GND
MDQ
[26]
MDQ
[30]
MDQS
[3]
MDQ
[25]
MDQ
[29]
MDQ
[11]
MDQ
[15]
MDQS
[1]
MDQ
[9]
MDQ
[8]
MDQ
[12]
MDQ
[0]
GND
MDQ
[36]
MODT
[0]
MODT
[2]
USB3_D USB3_D
[1]
[0]
MWE
MBA
[1]
GND
GND
USB2_D USB2_D USB3_D USB3_D
[2]
[3]
[3]
[2]
GND
GVDD
MODT
[3]
MA
[13]
GVDD
MCS
[1]
MODT
[1]
MCK
[5]
GND
GND
Rvsd
TSEC3_ TSEC3_ TSEC3_ TSEC1_ TSEC1_ TSEC1_ TSEC1_
TXD GTX_CLK TX_EN
TXD
TXD
TXD
TX_ER
[1]
[2]
[4]
[6]
USB2_ USB2_D USB2_D USB3_D USB3_
[4]
[5]
[4]
CLK
CLK
NC
MA
[0]
MCK
[3]
MCK
[0]
GND
GVDD
SD2_
SD2_
IMP_CAL REF_
_TX
CLK
SD2_
PLL_
TPD
Rsvd
SD2_
REF_
CLK
S2GND
S2GND
DMA_
TSEC3_ TSEC3_ TSEC3_ TSEC1_ TSEC1_ EC_GTX_ TSEC1_ USB2_D
SD2_RX
DACK[0]/ USB2_D OVDD USB3_D USB3_D
S2VDD
TXD
RXD
RXD
TXD
RXD CLK125 COL
[6]
[7]
[5]
[6]
[0]
GPIO[10]
[0]
[5]
[4]
[0]
[4]
SD2_
SD2_RX IMP_CAL TSEC3_
TXD
[0]
_RX
[2]
NC
TVDD
GND
TSEC_
1588_TRIG
_IN[1]
GND
LVDD
TSEC1_ USB2_
RXD
NXT
[6]
USB2_
STP
SPI_
CLK
GND
USB2_
DIR
USB3_ USB3_D
NXT
[7]
USB3_
DIR
USB2_
PCTL0/
GPIO[8]
USB3_
STP
Rsvd
GVDD
MA
[2]
GVDD
MA
[5]
MECC
[3]
NC
MCAS
NC
MCK
[5]
S2VDD
SEE DETAIL A
GND
MA
[4]
GVDD
MA
[8]
MA
[14]
GVDD
GND
MA
[7]
MA
[15]
MECC
[2]
GND
GVDD
MCKE
[2]
GVDD
MECC
[0]
MCKE
[3]
MCKE
[0]
MCK
[1]
GVDD
MCK
[4]
NC
NC
SD2_RX
S2GND
[1]
SD2_RX
S2GND
[1]
TSEC3_ TSEC3_ TSEC3_ TSEC_ TSEC1_ TSEC1_ TSEC1_ USB2_
PWR-
TXD
TXD
TXD 1588_TRIG TXD
RXD
TXD
FAULT
[5]
[5]
[7]
_IN[0]
[3]
[5]
[6]
SEE DETAIL B
GND
NC
MA
[12]
MECC
[7]
MDQS
[8]
MECC
[1]
GVDD
MDQ
[23]
GVDD
MCK
[1]
MCKE
[1]
GVDD
MA
[9]
MBA
[2]
MDQ
[27]
MDQ
[31]
MDQS
[3]
MDM
[3]
MDQ
[24]
MDQ
[28]
MDQ
[10]
MDQ
[14]
MDQS
[1]
MDM
[1]
MDQ
[13]
MDQ
[5]
MDQ
[1]
LDP
[2]
GND
USB2_
TSEC3_ TSEC3_ TSEC3_ TSEC_ TSEC1_ TSEC1_
PCTL1/
GND
1588_
TXD
COL
TX_ER
RX_ER CRS
GPIO[9]
[4]
CLK
SDHC_ DMA_
SDHC_
TSEC_ TSEC_
DMA_
EC_
TSEC3_ TSEC3_ 1588_CLK
1588_TRIG
DAT[7]/SPI DREQ[0]/ DAT[5]/SPI OVDD DACK[1]/
NC
NC
NC
NC
X2GND
MDC
CRS TX_CLK _OUT
GPIO[11]
_OUT[1]
_CS[3] GPIO[14] _CS[1]
TSEC_
TSEC_
TSEC_
DMA_
DMA_
DMA_
UART_
EC_
SD2_TX
SD2_TX
X2VDD
X2GND
X2VDD 1588_PULSE 1588_TRIG1588_PULSE MSRCID MDIO DDONE[0]/ DDONE[1]/ GND DREQ[1]/
CTS
[4]
[1]
[0]
GPIO[12] GPIO[13]
GPIO[15]
_OUT2 _OUT[0] _OUT1
[0]
Rsvd
S2VDD
NC
TSEC3_ TSEC3_ MSRCID MSRCID UART_
SD2_TX
X2GND SD2_TX X2VDD
X2GND TXD
CTS
RXD
[2]
[0]
[1]
[0]
[7]
[7]
[1]
GND
VDD_
CORE
GND
VDD_
CORE
GND
LCS7/
DMA_
DDONE2
LA
[27]
VDD_
CORE
GND
VDD_
CORE
GND
VDD_
PLAT
GND
VDD_
PLAT
GND
VDD_
CORE
GND
VDD_
CORE
GND
VDD_
PLAT
GND
VDD_
CORE
GND
VDD_
CORE
GND
VDD_
PLAT
GND
VDD_
PLAT
XVDD
GND
VDD_
CORE
GND
VDD_
CORE
GND
VDD_
PLAT
GND
VDD_
CORE
GND
VDD_
CORE
GND
VDD_
PLAT
GND
VDD_
PLAT
XVDD
TSEC3_
MDVAL MSRCID
RXD
[1]
[6]
VDD_
CORE
GND
VDD_
CORE
GND
VDD_
PLAT
GND
SENSE-
VDD_
CORE
SENSE-
VSS
VDD_
PLAT
GND
MSRCID
[3]
CLK_
OUT
PCI1_
REQ
[1]
SENSE-
VDD_
PLAT
PCI1_
GNT
[0]
GND
UART_
SOUT
[1]
TEST_
SEL
GND
UART_
RTS
[0]
UART_
SIN
[0]
SDHC_
SPI_
DAT[4]/SPI
MOSI
_CS[0]
SDHC_
SPI_
GND DAT[6]/SPI
MISO
_CS[2]
UART_ SDHC_ SDHC_
SOUT WP/GPIO CMD
[0]
[5]
SDHC_ SDHC_
OVDD
CD/GPIO
DAT
[3]
[4]
UART_
SIN
[1]
PCI1_
REQ
[2]
PCI1_
GNT
[2]
RTC
IRQ
[5]
IRQ
[1]
PCI1_
AD
[18]
IRQ
[3]
SDHC_ SDHC_
DAT
DAT
[1]
[0]
SDHC_ SDHC_
DAT
CLK
[2]
IIC2_
SDA
HRESET_
REQ
HRESET
IRQ
[4]
SYSCLK
IIC2_
SCL
AVDD_
CORE
CKSTP_
OUT
GND
MECC
[6]
GND
NC
MDM
[8]
MECC
[5]
GVDD
GND
MCK
[4]
GVDD
VDD_
CORE
GVDD
MDIC
[1]
LA
[28]
LA
[29]
LCS
[0]
MDQS
[8]
GND
MECC
[4]
GVDD
GVDD
GVDD
MDIC
[0]
LCS5/
DMA_
DREQ2
LA
[30]
LGPL3/
LFWP
LCS
[2]
LCS
[3]
LWE[3]/
LBS[3]
LWE[1]/
LBS[1]
GND
MCP
UART_
GND
RTS
[1]
IRQ[10]/ IRQ[9]/
DMA_
OVDD DDRCLK DMA_
DACK[3] DREQ[3]
IRQ[11]/
PCI1_GNT
OVDD
UDE [4]/GPIO DMA_
DDONE[3]
[3]
PCI1_
AD
[31]
OVDD
PCI1_
AD
[27]
PCI1_
AD
[22]
PCI1_
AD
[21]
PCI1_
IRDY
PCI1_
AD
[28]
PCI1_
AD
[26]
IRQ_
OUT
OVDD
PCI1_
AD
[19]
PCI1_
AD
[16]
GND
PCI1_REQ
[4]/GPIO
[1]
PCI1_
IDSEL
PCI1_
AD
[23]
PCI1_
AD
[20]
PCI1_
AD
[17]
PCI1_
FRAME
GND
GND
MDQ
[19]
GVDD
MDQS
[2]
GND
MDQ
[18]
MDQS
[2]
GVDD
MDQ
[16]
GND
GND
LCS6/
DMA_
DACK2
GND
PCI1_REQ PCI1_GNT
[3]/GPIO [3]/GPIO
[0]
[2]
PCI1_
GNT
[1]
PCI1_
AD
[30]
OVDD
IRQ
[7]
XVDD
PCI1_
REQ
[0]
PCI1_
AD
[29]
PCI1_
AD
[25]
GND
L2_
TSTCLK
GND
LCS
[4]
LA
[31]
OVDD
PCI1_
AD
[24]
PCI1_
C_BE
[3]
GND
PCI1_
C_BE
[2]
PCI1_
STOP
PCI1_
C_BE
[1]
GND
PCI1_
AD
[7]
OVDD
GND
MDM
[2]
MDQ
[17]
GVDD
MDQ
[3]
MDQ
[6]
MDQ
[22]
MDQ
[21]
MDQ
[20]
BVDD
GND
BVDD
CKSTP_ AVDD_
PLAT
IN
SRESET
AVDD_
DDR
AVDD_
PCI1
TRST
IIC1_
SDA
PCI1_
AD
[11]
PCI1_
AD
[12]
PCI1_
C_BE
[0]
PCI1_
CLK
TMS
NC
LCS
[1]
LGPL2/
LOE/
LFRE
BVDD
LGPL5
TRIG_
GND OUT/READY TRIG_IN
/QUIESCE
SD1_TX
[4]
SD1_TX
[4]
XGND
XGND
SD1_TX
[6]
GND
GND
MDQ
[7]
GVDD
LAD
[27]
LAD
[24]
LDP
[3]
LAD
[22]
LAD
[21]
LAD
[20]
LGPL4/
LGTA/
LGPL0/ LGPL1/
LUPWAIT/
LFCLE LFALE
LPBSE/
XGND
LFRB
SD1_TX
[1]
SD1_TX
[1]
SD1_TX
[3]
OVDD ASLEEP
PCI1_
TRDY
PCI1_
SERR
PCI1_
AD
[15]
OVDD
PCI1_
AD
[4]
PCI1_
AD
[2]
IIC1_
SCL
IRQ
[0]
GVDD
MDQ
[2]
MDQS
[0]
GVDD
MDM
[0]
LAD
[25]
GND
LAD
[29]
LAD
[31]
LAD
[30]
LAD
[28]
LAD
[26]
BVDD
LWE0/
LBS0/
LFWE
GND
LAD
[0]
LAD
[3]
LAD
[4]
LAD
[7]
LDP
[0]
LAD
[11]
LAD
[10]
LAD
[1]
LAD
[2]
XVDD
XGND
SEE DETAIL C
BVDD
LAD
[23]
LAD
[19]
LAD
[18]
LWE[2]/
LBS[2]
LCLK
[0]
LCLK
[2]
BVDD
LCLK
[1]
SD1_TX
XGND
[3]
XVDD
Rsvd
XVDD
SD1_TX
[5]
SD1_TX
[5]
SGND
L1_
SD1_TX
XGND
TSTCLK
[6]
XVDD
SD1_TX
[7]
SD1_TX
[7]
SVDD
SD1_RX
[4]
IRQ
[6]
SD1_TX
XGND
[0]
SD1_TX
[0]
XGND
XVDD
SD1_TX
[2]
SD1_TX
[2]
SGND
SEE DETAIL D
IRQ
[8]
PCI1_
PAR
XVDD
IRQ
[2]
PCI1_
AD
[13]
PCI1_
AD
[5]
PCI1_
PCI1_
PERR DEVSEL
OVDD
PCI1_
AD
[14]
PCI1_
AD
[9]
PCI1_
AD
[1]
GND
GND
BVDD
LAD
[5]
LAD
[6]
XGND
Rsvd
XVDD
XGND
GND
PCI1_
AD
[10]
PCI1_
AD
[8]
PCI1_
AD
[3]
PCI1_
AD
[6]
TCK
MDQS
[0]
MDQ
[4]
NC
SVDD
SVDD
SGND
SVDD
SGND
SGND
GND
LBCTL
NC
SVDD
SD1_RX
[1]
SD1_RX
[1]
SGND
SGND SD1_RX
[3]
SVDD SD1_RX
[3]
SD1_RX SV
DD
[2]
SD1_RX
SGND
[2]
SVDD
NC
SD1_
PLL_
TPA
AGND_
SRDS
SD1_
PLL_
TPD
SGND
SVDD
SD1_RX LSSD_
[6]
MODE
GND
LAD
[16]
LAD
[15]
LDP
[1]
BVDD
LAD
[14]
LAD
[13]
LALE
GND
LAD
[9]
LAD
[8]
SD1_
IMP_CAL SGND
_RX
SVDD
SD1_RX
[0]
SD1_RX
[0]
SGND
SD1_
REF_
CLK
SD1_
REF_
CLK
SVDD SD1_RX
[4]
NC
AVDD_
SRDS
SVDD
SGND
SD1_RX
[5]
SD1_RX
[5]
SD1_RX POWER_ PCI1_
AD
OK
[6]
[0]
SGND
SD1_RX
[7]
GND
GND
LSYNC_
IN
GND
LAD
[17]
GND
LAD
[12]
SVDD POWER_ OVDD
EN
SD1_
SGND IMP_CAL
_TX
TDO
MVREF
GND
AVDD_ LSYNC_
OUT
LBIU
SGND
SVDD
SGND
SVDD SD1_RX
[7]
TDI
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
T
U
V
W
Y
AA
AB
AC
AD
AE
AF
AG
AH
Figure 2. Chip Pin Map Bottom View
MPC8536E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 5
4
Freescale Semiconductor
Pin Assignments and Reset States
A
1
MDQ
[44]
B
GVDD
MDQ
[40]
MDQ
[45]
C
MDQS
[5]
MDM
[5]
MDQ
[41]
MCS
[2]
D
MDQ
[32]
MDQS
[5]
MCS
[0]
E
MDQ
[46]
F
MDQ
[47]
MDQ
[42]
MDQ
[33]
G
MDQ
[34]
MDQ
[43]
H
GND
J
MDQ
[56]
MDQ
[60]
MDQ
[52]
MDQ
[39]
MDQS
[4]
MCK
[2]
K
MDQ
[57]
MDQ
[61]
L
GND
M
GVDD
N
MDQS
[7]
P
MDQ
[58]
MDM
[62]
MDQ
[51]
MDQ
[55]
2
GVDD
MDQ
[35]
MDQ
[38]
MDM
[7]
MDM
[6]
MDQ
[49]
MDQ
[48]
SD2_
IMP_CAL
_TX
SD2_
PLL_
TPD
Rsvd
MDQS
[7]
MDQS
[6]
MDQS
[6]
GND
3
GND
GND
GVDD
GVDD
MDQ
[50]
MDQ
[54]
4
MBA
[0]
MA
[10]
MAPAR_
OUT
MWE
GVDD
MDQ
[36]
MODT
[0]
MODT
[2]
GND
MDM
[4]
MDQ
[37]
MCS
[3]
GVDD
GND
MDQ
[53]
MDQS
[4]
MCK
[2]
5
MBA
[1]
MRAS
GND
GVDD
MODT
[3]
MA
[13]
GVDD
GND
SD2_
REF_
CLK
SD2_
REF_
CLK
S2GND
GVDD
GND
6
NC
GND
GVDD
MCS
[1]
MODT
[1]
MCK
[5]
MCKE
[3]
MCKE
[0]
MCK
[1]
S2GND
SD2_RX
[0]
SD2_RX
[0]
S2GND
7
GND
MA
[0]
MCK
[3]
MCK
[0]
GVDD
NC
MCAS
NC
GND
S2VDD
SD2_RX
[1]
SD2_RX
[1]
NC
8
MCK
[3]
MCK
[0]
MA
[3]
MA
[6]
MA
[11]
MAPAR_
ERR
GND
MA
[2]
GND
GVDD
GND
MA
[1]
MCK
[5]
GND
9
GVDD
MA
[4]
MA
[8]
MA
[14]
MA
[7]
MA
[15]
MECC
[2]
GVDD
NC
NC
Rsvd
S2VDD
S2GND
10
GND
MA
[5]
MECC
[3]
NC
MCKE
[2]
GVDD
MCKE
[1]
NC
X2GND
NC
11
GVDD
MA
[12]
MECC
[7]
MDQS
[8]
MECC
[1]
GVDD
GVDD
MCK
[1]
GND
X2VDD
SD2_TX
[1]
SD2_TX
[1]
VDD_
CORE
X2GND
SD2_TX
[0]
SD2_TX
[0]
VDD_
CORE
12
MA
[9]
MBA
[2]
MDQ
[27]
GND
GND
NC
MECC
[0]
GVDD
GND
GVDD
X2GND
X2VDD
13
MECC
[6]
MDQS
[8]
MDM
[8]
MECC
[5]
GND
MCK
[4]
MCK
[4]
VDD_
CORE
GVDD
GND
GND
14
GVDD
GVDD
MECC
[4]
GVDD
GND
VDD_
CORE
GND
VDD_
CORE
GND
DETAIL A
Figure 3. Chip Pin Map Detail A
MPC8536E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 5
Freescale Semiconductor
5
Microcontroller MCU
京公网安备 11010802033920号
EEWORLD
