531WB1280M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531WB1280M00DG

531WB1280M00DG: DescriptionCMOS/TTL Output Clock Oscillator, 1280MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531WB1280M00DG Overview

CMOS/TTL Output Clock Oscillator, 1280MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531WB1280M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1280 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

555 variable width monostable circuit diagram

Double sideband AM modulator

Constant Current LED Battery Charger

Integrated regulated power supply with two BG602 output voltages superimposed

845ddr computer motherboard circuit diagram_59

875p computer motherboard circuit diagram_038

Smart power monitoring and protection system creative progress post + PCB original file (supplement): [i=s]This post was last edited by ltbytyn on 2014-5-17 22:10[/i] I uploaded a reduced schematic before. Since the branch sampling circuits are exactly the same, I was in a hurry to get the drawing out...; ltbytyn Renesas Electronics MCUs

Time-triggered embedded system design patterns: "Time-Triggered Embedded Systems Design Patterns" is very good and suitable for beginners!...; zhandetian Embedded System

About proface emergency assistance: I currently have a touch screen, proface model AGP3001, connected to a Panasonic PLC. Now the display has an abnormal stripe, but it can be used normally. I want to replace it with a new one, but the ...; eeleader Industrial Control Electronics

I have questions about the 430 ADC12 module. Please answer them.: 1. If ADC12SHP=0, does it only start when there is an input signal on the AD conversion channel? 2. Why is there a conversion result when there is no input on the conversion channel? About 2700...; dageliu Microcontroller MCU

【Teaching Embedded Linux from Scratch】Episode 8: [align=center]Lesson 8: Create a Yaffs file system[/font][/align][align=left] [/align][align=left][font=宋体]1.[/font]Yaffs file system path: CD[/font][font=Calibri]\linuc2.6.34\source\myfs.tar.gz[/font...; babyking Embedded System

Optimized design of serial port and file operation based on STM32 development using MicroPython: [i=s] This post was last edited by shenshen927 on 2017-8-26 17:45 [/i] [size=14px]There is such a requirement (my development board is pyb, MCU is STM32F405), there is a serial port that is constantly...; shenshen927 MicroPython Open Source section

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components