21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI49FCT3804
3.3V Fast CMOS
Buffer/Clock Driver
Product Features
3.3V version of PI49FCT804T
Low output skew: 0.7ns
Clock busing with Hi-Z state control
TTL input and output levels, reducing problematic
ground bounce
Extremely low static power (1mW, typical)
Hysteresis on all inputs
ESD protection exceeds 2000V
Industrial Operation: 40°C to 85°C
Package available:
16-pin 300-mil wide plastic SOIC (S)
Product Description
Pericom Semiconductors PI49FCT series of logic circuits are
produced using the Companys advanced 0.6 micron CMOS
technology, achieving industry leading speed grades.
The PI49FCT3804 is a non-inverting clock driver designed with two
independent groups of buffers. These buffers have Hi-Z state
Output Enable inputs (active LOW) with a 1-in, 4-out configuration
per group. Each clock driver consists of two banks of drivers, driving
four outputs each from a standard TTL compatible CMOS input.
Logic Block Diagram
OE
A
4
IN
A
OA
3
-OA
0
Product Pin Configuration
OA
0
OA
1
OA
2
GND
4
1
2
3
4
5
6
7
8
16
15
16-Pin
14
S
13
V
CC
OB
0
OB
1
OB
2
GND
OB
3
OE
B
IN
B
OA
3
OB
3
-OB
0
12
11
10
9
IN
B
OE
B
GND
OE
A
IN
A
1
PS7043E
06/11/01
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI49FCT3804
3.3V Buffer/Clock Driver
Product Pin Description
Pin Name
OE
A
, OE
B
IN
A
, IN
B
OA
N
, OB
N
GND
V
CC
Clock Inputs
Clock Outputs
Ground
Power
De s cription
Hi- Z State Output Enable Inputs (Active LOW)
Truth Table
(1)
Inputs
OEA, OEB
L
L
H
H
Notes:
H = High Voltage Level
L = Low Voltage Level
Z = High Impedance
Outputs
INA, INB
L
H
L
H
OAN, OBN
L
H
Z
Z
Capacitance
(T
A
= 25°C, f = 1 MHz)
Parameters
(1)
C
IN
C
OUT
Description
Input Capacitance
Output Capacitance
V
IN
= 0V
V
OUT
= 0V
Test Conditions
Typ.
6
8
Max.
10
12
Units
pF
pF
Note:
1. This parameter is determined by device characterization but is not production tested.
2
PS7043E
06/11/01
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI49FCT3804
3.3V Buffer/Clock Driver
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature ........................................ 65°C to +150°C
Ambient Temperature with Power Applied ........ 40°C to +85°C
Supply Voltage to Ground Potential ................... 0.5V to +7.0V
DC Input Voltage ................................................ 0.5V to +7.0V
DC Output Current .......................................................... 120mA
Power Dissipation ..............................................................0.5W
Note:
Stresses greater than those listed under MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress
rating only and functional operation of the device at these or any
other conditions above those indicated in the operational sec-
tions of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
reliability.
Operating Range
Ambient Temperature = 40°C to +85°C
V
CC
= 3.3V ± 0.3V
DC Electrical Characteristics
(Over the Operating Range)
Parameters Description
V
OH
V
OL
Output HIGH Voltage
Output LOW Voltage
Test Conditions
(1)
V
CC
= Min., V
IN
= V
IH
or V
IL
V
CC
= Min., V
IN
= V
IH
or V
IL
I
OH
= 0.1mA
I
OH
= 8mA
I
OL
= 0.1mA
I
OL
= 16mA
I
OL
= 24mA
Input Pins
Input Pins
Min.
V
CC
0.2
2.4
(3)
2.0
0.5
35
50
60
Typ
(2)
3.0
0.2
0.3
0.7
60
90
135
150
Max.
0.2
0.4
0.5
5.5
0.8
1
1
1
1
1.2
110
200
240
V
mA
mA
mA
m
V
Units
V
V
V
IH
V
IL
I
IH
I
IL
I
OZH
I
OZL
V
IK
I
ODH
I
ODL
I
OS
V
H
Input HIGH Voltage
Input LOW Voltage
Input HIGH Current
Input LOW Current
High Impedance
Output Current
Clamp Diode Voltage
Output HIGH Current
Output LOW Current
Input Hysteresis
Guaranteed Logic HIGH Level
Guaranteed Logic LOW Level
V
CC
= Max.
V
CC
= Max.
V
CC
= Max.
(Hi-Z State Output Pins)
V
CC
= Min., I
IN
= 18mA
V
V
µA
µA
µA
V
IN
= V
CC
(Input Pins)
V
IN
= GND (Input & I/O Pins)
V
OUT
= V
CC
V
OUT
= GND
V
CC
= 3.3V, V
IN
=V
IH
or V
IL
, V
OUT
= 1.5V
(4)
V
CC
= 3.3V, V
IN
=V
IH
or V
IL
, V
OUT
= 1.5V
(4)
Short Circuit Current
(5)
V
CC
= Max., V
OUT
= GND
(5)
Notes:
1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V
CC
= 3.3V, +25°C ambient and maximum loading.
3. V
OH
= V
CC
0.6V at rated current.
4. This parameter is determined by device characterization but is not production tested.
5. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
3
PS7043E
06/11/01
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI49FCT3804
3.3V Buffer/Clock Driver
Power Supply Characteristics
Parameters Description
I
CC
∆I
CC
I
CCD
Quiescent Power
Supply Current
Supply Current per
Inputs @ TTL HIGH
Supply Current per
Input per MHz
(4)
V
CC
= Max.
V
CC
= Max.
V
CC
= Max.,
Outputs Open
OE
A
or OE
B
= GND
Per Output Toggling
50% Duty Cycle
V
CC
= Max.,
Outputs Open
f
O
= 10 MHz
50% Duty Cycle
OE
A
or OE
B
= GND
Mon. Output Toggling
V
CC
= Max.,
Outputs Open
f
O
= 2.5 MHz
50% Duty Cycle
OE
A
or OE
B
= GND
Eleven Outputs Toggling
Test Conditions
(1)
V
IN
= GND or V
CC
V
IN
= V
CC
0.6V
(3)
V
IN
= V
CC
V
IN
= GND
Min.
Typ
(2)
3
2.0
0.08
Max.
30
300
0.16
Units
µA
µA
mA/
MHz
I
C
Total Power Supply
Current
(6)
V
IN
= V
CC
V
IN
= GND
V
IN
= V
CC
0.6V
V
IN
= GND
V
IN
= V
CC
V
IN
= GND
V
IN
= V
CC
0.6V
V
IN
= GND
3.3
3.3
9.0
(5)
10.0
(5)
6.0
(5)
7.0
(5)
mA
1.8
1.8
Notes:
1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.
2. Typical values are at V
CC
= 3.3V, +25°C ambient.
3. Per TTL driven input (V
IN
= V
CC
0.6V); all other inputs at V
CC
or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the I
C
formula. These limits are guaranteed but not tested.
6. I
C
= I
QUIESCENT
+ I
INPUTS
+ I
DYNAMIC
I
C
= I
CC
+
∆I
CC
D
H
N
T
+ I
CCD
(f
O
N
O
)
I
CC
= Quiescent Current
∆I
CC
= Power Supply Current for a TTL High Input (V
IN
= V
CC
0.6V)
D
H
= Duty Cycle for TTL Inputs High
N
T
= Number of TTL Inputs at D
H
I
CCD
= Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
f
O
= Output Frequency
N
O
= Number of Outputs at f
O
All currents are in milliamps and all frequencies are in megahertz.
4
PS7043E
06/11/01
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI49FCT3804
3.3V Buffer/Clock Driver
Switching Characteristics over Operating Range
Parameters Description
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
Propagation Delay
IN
A
to OA
N
, IN
B
to OB
N
Output Enable Time
OE
A
to OA
N
, OE
B
to OB
N
Output Disable Time
OE
A
to OA
N
, OE
B
to OB
N
Skew between two outputs
of same package
(same transition)
Skew between opposite
transitions (t
PHL
-t
PLH
) of
the same output
Skew between two outputs
of different package at
same temperature
(same transition)
Conditions
(1)
C
L
= 50pF
R
L
= 500Ω
3804
Com.
Min. Max.
1.5
1.5
1.5
6.5
8.0
7.0
0.8
3804A
Com.
Min. Max. Units
1.5
1.5
1.5
5.8
8.0
7.0
0.7
ns
ns
ns
ns
t
skew(o)(3)
t
skew(p)(3)
t
skew(t)(3)
1.0
0.8
ns
1.6
1.4
ns
Notes:
1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew measured at worse cast temperature (max. temp).
Tests Circuits For All Outputs
(1)
6.0V
V
CC
Switch Position
Test
Disable LOW
Enable LOW
Disable HIGH
Enable HIGH
500Ω
Switch
6V
GND
Open
Pulse
Generator
V
IN
D.U.T.
V
OUT
50pF
R
T
C
L
500Ω
All Other Inputs
DEFINITIONS:
C
L
= Load capacitance: includes jig and
probe capacitance.
R
T
= Termination resistance: should be
equal to Z
OUT
of the Pulse Generator.
5
PS7043E
06/11/01
京公网安备 11010802033920号
EEWORLD
