EEWORLDEEWORLDEEWORLD

Part Number

Search

UT54ACTS169-PVXR

Description
Binary Counter, ACT Series, Synchronous, Positive Edge Triggered, 4-Bit, Bidirectional, CMOS, CDIP16, DIP-16
Categorylogic    logic   
File Size68KB,6 Pages
ManufacturerCobham Semiconductor Solutions
Download Datasheet Parametric View All

UT54ACTS169-PVXR Overview

Binary Counter, ACT Series, Synchronous, Positive Edge Triggered, 4-Bit, Bidirectional, CMOS, CDIP16, DIP-16

UT54ACTS169-PVXR Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerCobham Semiconductor Solutions
Parts packaging codeDIP
package instructionDIP,
Contacts16
Reach Compliance Codeunknown
Counting directionBIDIRECTIONAL
seriesACT
JESD-30 codeR-CDIP-T16
JESD-609 codee0
length19.05 mm
Load/preset inputYES
Logic integrated circuit typeBINARY COUNTER
Operating modeSYNCHRONOUS
Number of digits4
Number of functions1
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
propagation delay (tpd)24 ns
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class V
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTIN LEAD
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
total dose100k Rad(Si) V
Trigger typePOSITIVE EDGE
width7.62 mm
minfmax71 MHz
UT54ACS169/UT54ACTS169
Radiation-Hardened
4-Bit Up-Down Binary Counters
FEATURES
Fully synchronous operation for counting and programming
Internal look-ahead for fast counting
Carry output for n-bit cascading
Fully independent clock circuit
radiation-hardened CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 16-pin DIP
- 16-lead flatpack
DESCRIPTION
The UT54ACS169 and the UT54ACTS169 are synchronous 4-
bit binary counters that feature an internal carry look-ahead for
cascading in high-speed counting applications. Synchronous
operation is provided by having all flip-flops clocked simulta-
neously so that the outputs change coincident with each other
when instructed by the count-enable inputs and internal gating.
Synchronous operation helps eliminate the output counting
spikes that are normally associated with asynchronous (ripple
clock) counters. The clock input triggers the four flip-flops on
the rising (positive-going) edge of the clock.
The counters are fully programmable (i.e., the outputs may each
be preset high or low). The load input circuitry allows loading
with the carry-enable output of cascaded counters. Loading is
synchronous; applying a low level at the load input disables the
counter and causes the outputs to agree with the data inputs after
the next clock pulse.
The carry look-ahead circuitry provides for cascaded counters
for n-bit synchronous application without additional gating. In-
strumental in accomplishing this function are two count-enable
inputs and a carry output. Assert both count enable inputs (ENP
and ENT) to count. The direction of the count is determined by
the level of the U/D input. When U/D is high, the counter counts
up; when low, it counts down. Input ENT is fed forward to
enable the carry output. The ripple carry output
RCO enables a low-level pulse while the count is zero (all inputs
low) counting down or maximum (15) counting up. The low-
level overflow carry pulse can be used to enable successive cas-
caded stages.
16-Lead Flatpack
Top View
PINOUTS
16-Pin DIP
Top View
U/D
CLK
A
B
C
D
ENP
V
SS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
DD
RCO
Q
A
Q
B
Q
C
Q
D
ENT
LOAD
U/D
CLK
A
B
C
D
ENP
V
SS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
DD
RCO
Q
A
Q
B
Q
C
Q
D
ENT
LOAD
Transitions at ENP or ENT are allowed regardless of the level
of the clock input.
The counters feature a fully independent clock circuit. Changes
at control inputs (ENP, ENT, LOAD, U/D) that modify the op-
erating mode have no effect on the contents of the counter until
clocking occurs. The function of the counter (whether enabled,
disabled, loading, or counting) will be dictated solely by the
conditions meeting the stable setup and hold times.
The devices are characterized over full military temperature
range of -55 C to +125 C.
119
RadHard MSI Logic

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1221  1516  69  357  1976  25  31  2  8  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号