CD54FCT29521BTEN datasheet, PDF

CD54FCT29521BTEN: DescriptionPipeline Register, 8-Bit, BICMOS, PDIP24; CategoryThe embedded processor and controller Microcontrollers and processors; File Size179KB，6 Pages; ManufacturerHarris; Websitehttp://www.harris.com/

Download Datasheet Parametric View All

CD54FCT29521BTEN Overview

Pipeline Register, 8-Bit, BICMOS, PDIP24

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Harris
package instruction	DIP, DIP24,.3
Reach Compliance Code	unknown
ECCN code	3A001.A.2.C
Other features	MULTIPLEXED OUTPUT
boundary scan	NO
External data bus width	8
JESD-30 code	R-PDIP-T24
JESD-609 code	e0
low power mode	NO
Number of terminals	24
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output data bus width	8
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP24,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Certification status	Not Qualified
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	NO
technology	BICMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
uPs/uCs/peripheral integrated circuit type	DSP PERIPHERAL, PIPELINE REGISTER

Qorvo Design Tools - The Go-to Resource for RF Projects: The communications market continues to evolve, and the development of new products is more complex than ever. These creative, innovative solutions rely on engineers to make them a reality. Qorvo under...; 石榴姐 RF/Wirelessly

EVC4.0 compilation error, help!: When compiling a program with EVC4.0, an error message "Error spawning cl.exe" appears. What's going on?...; tmrobin630 Embedded System

csl library: Dear experts: I am using F28M36x series DSP and ccs5 development tool. Where can I find the corresponding csl library file? Thank you!...; escort Microcontroller MCU

I don't understand such awesome assembly language: [color=#800000]IF {FALSE} mov r0, r4 mov r1, #256 ; dump 256 words CALL WriteHex ENDIF[/color] -----------------There are many such codes in the Wince folder. How can it be both assembly language and ...; liyz2169 Embedded System

What is the input and output impedance?: [size=4][color=#000000][font=宋体] Input impedance is the ratio of input voltage to current, that is, Ri = U/I. Under the same input voltage, if the input impedance is very low, a large current needs to...; fish001 Analogue and Mixed Signal

FPGA Learning: FPGA learning mainly uses VERILOG language, which is a hardware description language. In addition to this, do we also need to use C language for design?...; Fred_1977 FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components