W1D128M72R8A-5AR-FA datasheet, PDF

Datasheet> All Categories > storage> storage> W1D128M72R8A-5AR-FA

W1D128M72R8A-5AR-FA: Description128MX8 DDR DRAM MODULE, 0.5ns, DMA240, MO-237, DIMM-240; Categorystorage storage; File Size255KB，11 Pages; ManufacturerXILINX; Websitehttps://www.xilinx.com/

Download Datasheet Parametric View All

W1D128M72R8A-5AR-FA Overview

128MX8 DDR DRAM MODULE, 0.5ns, DMA240, MO-237, DIMM-240

W1D128M72R8A-5AR-FA Parametric

Parameter Name	Attribute value
Maker	XILINX
Parts packaging code	DIMM
package instruction	DIMM,
Contacts	240
Reach Compliance Code	unknown
access mode	SINGLE BANK PAGE BURST
Maximum access time	0.5 ns
Other features	AUTO/SELF REFRESH
JESD-30 code	R-XDMA-N240
JESD-609 code	e4
length	133.35 mm
memory density	1073741824 bit
Memory IC Type	DDR DRAM MODULE
memory width	8
Number of functions	1
Number of ports	1
Number of terminals	240
word count	134217728 words
character code	128000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	55 °C
Minimum operating temperature
organize	128MX8
Package body material	UNSPECIFIED
encapsulated code	DIMM
Package shape	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY
Certification status	Not Qualified
Maximum seat height	2.7 mm
Maximum supply voltage (Vsup)	1.9 V
Minimum supply voltage (Vsup)	1.7 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	NO
Temperature level	COMMERCIAL
Terminal surface	GOLD
Terminal form	NO LEAD
Terminal pitch	1.27 mm
Terminal location	DUAL
width	30 mm

Preview

Download Datasheet

View All

DDR2-400, 533

Single Rank, x8 Registered SDRAM DIMMs

256MB

512MB

1GB

2GB

W1D32M72R8

W1D64M72R8

W1D128M72R8

W1D256M72R8 (Preliminary*)

Figure 1: Available layouts

Layout A:

1.181"

Features:

•

240-pin Registered ECC DDR2 SDRAM Dual-In-

Line Memory Module for DDR2-400 and DDR2-533

JEDEC standard VDD=1.8V (+/- 0.1V) power

supply

One rank 256MB, 512MB, 1GB, and 2GB

Modules are built with 18 x8 DDR2 SDRAM

devices in a 60-ball FBGA package

ECC error detection and correction

Programmable CAS Latency of 3 and 4; Burst

Length of 4 and 8

Auto Refresh and Self Refresh Mode

OCD (Off-Chip Driver Impedance Adjustment) and

ODT (On-Die Termination)

SPD (Serial Presence Detect) with EEPROM

All input/output are SSTL_18 compatible

All contacts are gold plated

One clock delay for register

Layout B:

1.0"

Front view of double-sided DIMM (see detail physical dimensions

at the back)

Speed Grades:

-5

-3.75

Units

Module Speed Grade

PC2-3200 PC2-4200

Speed @ CL3

400

MHz

Speed @ CL4

400

533

MHz

Speed @ CL5

533

MHz

Note: See Product ordering for full naming guide

Speed Grade

Description:

The following specification covers the W1D32M72R8, W1D64M72R8, W1D128M72R8, and W1D256M72R8

family of Single-Rank Registered ECC DDR2 modules using x8 FBGA SDRAMs. Please reference Figure 1 for

available layout configurations and the product ordering guide on the final page of this specification for available

options including speed grade and silicon manufacturer.

Address Summary Table:

Module Configuration

Refresh

Device Configuration

Row Addressing

Column Addressing

Module Rank

256MB

32M x 72

32M x 8

(9 components)

A0-A13

A0-A9

512MB

64M x 72

64M x 8

(9 components)

A0-A13

A0-A9

1GB

128M x 72

128M x 8

(9 components)

A0-A14

A0-A9

2GB

256M x 72

256M x 8

(9 components)

A0-A14

A0-A9

*Specifications are for reference purposes only and are subject to change by Wintec without notice.

DDR2_RDIMM_1 rank_x8_spec

Rev. 1.0 - December, 04

Wintec Industries, Inc., reserves the right to change datasheets and/or products without any notice.



2004 Wintec Industries, Inc.

Recommended Resources

Resistance furnace drive and measurement circuit

3.9 to 5.5V DC regulated power supply circuit

Extend the life of incandescent lamp circuit

CW3524 inverter circuit diagram

Color changing light source drive circuit

Two-function water quality detection circuit

MDK project issues: I installed MDK500 and cracked MDK with the registration machine. When I opened the STM32F429I-Discovery_Demo project in the STM32F429I-Discovery_FW_V1.0.1 file, the following message appeared. What i...; wateras1 stm32/stm8

Driverless Steering System: How to use wire control for steering? There is no wire control chassis. How to design a steering system that can be installed on the car?...; 颜海彬 DIY/Open Source Hardware

am335x HDMI driver: Is there any document about HDMI driver? It is better to have it in Chinese. Can you briefly tell me which file is in which directory of HDMI driver and the function of each file?...; liuqiang DSP and ARM Processors

Altera SoC Architecture (Chinese Version): [i=s] This post was last edited by chenzhufly on 2014-12-8 15:51[/i][attach ]181856[/attach]...; chenzhufly FPGA/CPLD

【Ask】Questions about GSM module operation: When using the GSM module, I have a concern: When I send a text message, the message sending action has been completed, but the module has not returned OK. If a new text message happens to arrive, wil...; anzx23 Embedded System

Several uc/os-II questions (I really can't find the answer): Is task scheduling in uc/os-II time-sharing or preemptive? What issues need to be considered when designing a task in uc/os-II? What are the ways of task communication in uc/os-II?...; tyutlx Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components