EEWORLDEEWORLDEEWORLD

Part Number

Search

W320-03HT

Description
Processor Specific Clock Generator, 200MHz, CMOS, PDSO56, SSOP-56
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size298KB,18 Pages
ManufacturerCypress Semiconductor
Download Datasheet Parametric View All

W320-03HT Overview

Processor Specific Clock Generator, 200MHz, CMOS, PDSO56, SSOP-56

W320-03HT Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerCypress Semiconductor
Parts packaging codeSSOP
package instructionSSOP-56
Contacts56
Reach Compliance Codenot_compliant
ECCN codeEAR99
JESD-30 codeR-PDSO-G56
JESD-609 codee0
length18.415 mm
Humidity sensitivity level1
Number of terminals56
Maximum operating temperature70 °C
Minimum operating temperature
Maximum output clock frequency200 MHz
Package body materialPLASTIC/EPOXY
encapsulated codeSSOP
Encapsulate equivalent codeSSOP56,.4
Package shapeRECTANGULAR
Package formSMALL OUTLINE, SHRINK PITCH
Peak Reflow Temperature (Celsius)220
power supply3.3 V
Master clock/crystal nominal frequency14.31818 MHz
Certification statusNot Qualified
Maximum seat height2.794 mm
Maximum slew rate360 mA
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTIN LEAD
Terminal formGULL WING
Terminal pitch0.635 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width7.5 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, PROCESSOR SPECIFIC
W320-03
200-MHz Spread Spectrum Clock
Synthesizer/Driver
Features
• Compliant with Intel
®
CK-Titan Clock Synthe-
sizer/Driver Specifications
• Multiple output clocks at different frequencies
• Three pairs of differential CPU outputs, up to 200 MHz
• Ten synchronous PCI clocks, three free-running
• Six 3V66 clocks
• Two 48-MHz clocks
• One reference clock at 14.318 MHz
• One VCH clock
• Spread Spectrum clocking (down spread)
• Power-down features (PCI_STOP#, CPU_STOP#
PWR_DWN#)
• Three Select inputs (Mode select & IC Frequency
Select)
OE and Test Mode support
56-pin SSOP package and 56-pin TSSOP package
Benefits
• Supports next-generation Pentium
®
processors using
differential clock drivers
• Motherboard clock generator
• Support Multiple CPUs and a chipset
• Support for PCI slots and chipset
• Supports AGP, DRCG reference and Hub Link
• Supports USB host controller and graphic controller
• Supports ISA slots and I/O chip
• Enables reduction of electromagnetic interference
(EMI) and overall system cost
• Enables ACPI-compliant designs
• Supports up to four CPU clock frequencies
• Enables ATE and “bed of nails” testing
• Widely available, standard package enables lower cost
Logic Block Diagram
X1
X2
Pin Configurations
SSOP & TSSOP
Top View
VDD_REF
PWR
XTAL
OSC
REF
VDD_REF
XTAL_IN
XTAL_OUT
GND_REF
PCI_F0
PCI_F1
PCI_F2
VDD_PCI
GND_PCI
PCI0
PCI1
PCI2
PCI3
VDD_PCI
GND_PCI
PCI4
PCI5
PCI6
VDD_3V66
GND_3V66
66BUFF0/3V66_2
66BUFF1/3V66_3
66BUFF2/3V66_4
66IN/3V66_5
PWR_DWN#
VDD_CORE
GND_CORE
PWR_GD#
1
2
3
4
5
6
7
8
9
10
11
56
55
54
53
52
51
50
49
48
47
46
REF
S1
S0
CPU_STOP#
CPU0
CPU#0
VDD_CPU
CPU1
CPU#1
GND_CPU
VDD_CPU
CPU2
CPU#2
MULT0
IREF
GND_IREF
S2
USB
DOT
VDD_ 48 MHz
GND_ 48 MHz
3V66_1/VCH
PCI_STOP#
3V66_0
VDD_3V66
GND_3V66
SCLK
SDATA
PLL Ref Freq
PLL 1
S0:2
PWR_GD#
CPU_STOP#
Gate
Divider
Network
PWR
Stop
Clock
Control
VDD_CPU
CPU0:2
CPU#0:2
PWR
Stop
Clock
Control
VDD_PCI
PCI_F0:2
PCI0:6
W320-03
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
PCI_STOP#
/2
PWR_DWN#
VDD_3V66
3V66_0
PWR
PWR
3V66_2:4/
66BUFF0:2
3V66_5/ 66IN
PLL 2
VDD_48MHz
PWR
USB (48MHz)
DOT (48MHz)
VCH_CLK/ 3V66_1
SDATA
SCLK
SMBus
Logic
Cypress Semiconductor Corporation
Document #: 38-07248 Rev. *C
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised June 28, 2005
MSP430 learning classic method
1.[/font][/size][/font][/color][color=#666666][font=宋体, Arial][size=16px]First you need to know[/size][/font][/color][color=#666666][font=宋体, Arial][size=16px][font=Times New Roman]msp430[/font][/size...
Aguilera Microcontroller MCU
GY-521 Learning Summary
Name: MPU-6050 module (three-axis gyroscope + three-axis acceleration) Chip used: MPU-6050 Power supply: 3-5 V Communication method: I2C The chip has a built-in temperature sensor and a 16-bit AD conv...
小布丁黏久久 stm32/stm8
Has anyone applied for a sample of LPC1114?
I saw the NXP official website and it seems that I can apply for samples. I have only applied for them at TI before, but never at NXP. Has anyone applied for them before? Are there any special things ...
季夏木槿 NXP MCU
【Course Recommendation】+NFCLink Introduction
This video tutorial introduces a comprehensive NFC solution using TI MCU and TRF7970. The discussion includes NFCLink overview, NFCStack+ evaluation overview, NFCLink Beta components, software and har...
lark100 Wireless Connectivity
Haha, I uploaded my son's photo to the album
Haha, on impulse, I wanted my son to be famous, so I posted his photo to my album without his permission. I hope he won't sue me for violating his portrait rights when he grows up. Hey, my son is pret...
tiankai001 Talking
Ethernet controller KSZ8851, ping timeout problem
The experimental board uses KSZ8851-16MLL Ethernet controller. Use PC to continuously ping the experimental board until timeout. After pinging 153 times, 384 times or 537 times, timeout occurs. I test...
觉醒 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1636  1793  1119  924  259  33  37  23  19  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号