EEWORLDEEWORLDEEWORLD

Part Number

Search

530SB351M000DG

Description
LVDS Output Clock Oscillator, 351MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530SB351M000DG Overview

LVDS Output Clock Oscillator, 351MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530SB351M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency351 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
@#@@HP53131A/HP53181A/Frequency MeterAgilent33120A
@#@@HP53131A/HP53181A/Frequency Meter Agilent33120A Contact: Boss Ouyang Zhang/Miss Luo 13316967555 Tel: 0755-21096256/28532900 Fax: 0755-28532770 E-mail:agilent1@126.com QQ:472220803 Company website:...
qq21096256 Test/Measurement
Why are some LEDs of different colors connected in parallel bright while others are not?
Reposted a Q&A post: Haha, I have never worked with LEDs before. I bought some LEDs of various colors and used them on decorative items. I connected multiple LEDs in parallel. Why are some not bright?...
czf0408 LED Zone
[Repost] Playing with FPGA: Testbench Learning
[p=28, null, left][color=rgb(82, 82, 82)][size=3]TestBench basic concepts: [/size]Test stimulus -> Design under test -> Observe and compare waveforms/Print or generate text on the terminal/Automatical...
chenzhufly FPGA/CPLD
Help: Checksum cracking
10 02 41 68 6B 51 40 60 71 03 10 02 41 68 6C 51 40 60 76 03 10 02 41 68 6D 51 40 60 77 03 10 02 41 68 6E 51 40 60 74 03 10 02 41 68 6F 51 40 60 75 03 10 02 41 68 71 52 40 60 68 03 10 02 41 68 7C 52 40...
wanglicha Embedded System
Component packaging standards
I found a PCBM LP Viewer V2009 software, which provides most of the component package sizes, but I don't know how to use it. Has anyone used it before? Is there a user manual? The software download is...
wzk07296 Analog electronics
Control the remote control aircraft to the specified location through GPS positioning information
Dear experts, please help analyze: Is it easy to use GPS positioning information to remotely control a car or a plane to a specified coordinate position? Is there any good algorithm? Good method? Let'...
kros DIY/Open Source Hardware

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 285  711  1784  2634  1447  6  15  36  54  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号