Active Delay Line, Programmable, 1-Func, 7-Tap, Complementary Output, TTL, 0.240 INCH HEIGHT, DIP-16/9
| Parameter Name | Attribute value |
| Maker | Engineered Components Co. |
| Parts packaging code | DIP |
| package instruction | QIP, DIP16,.3 |
| Contacts | 16/9 |
| Reach Compliance Code | unknown |
| Other features | BURNED-IN TO LEVEL B OF MIL-STD-883; TYP. ICC = 95MA; MAX RISE TIME CAPTURED |
| series | TTL |
| JESD-30 code | R-XDIP-P9 |
| length | 20.32 mm |
| Logic integrated circuit type | ACTIVE DELAY LINE |
| Number of functions | 1 |
| Number of taps/steps | 7 |
| Number of terminals | 9 |
| Maximum operating temperature | 70 °C |
| Minimum operating temperature | |
| Output polarity | COMPLEMENTARY |
| Package body material | UNSPECIFIED |
| encapsulated code | QIP |
| Encapsulate equivalent code | DIP16,.3 |
| Package shape | RECTANGULAR |
| Package form | IN-LINE |
| power supply | 5 V |
| programmable delay line | YES |
| Prop。Delay @ Nom-Sup | 84 ns |
| Certification status | Not Qualified |
| Maximum seat height | 6.096 mm |
| Maximum supply voltage (Vsup) | 5.25 V |
| Minimum supply voltage (Vsup) | 4.75 V |
| Nominal supply voltage (Vsup) | 5 V |
| surface mount | NO |
| technology | TTL |
| Temperature level | COMMERCIAL |
| Terminal form | PIN/PEG |
| Terminal pitch | 2.54 mm |
| Terminal location | DUAL |
| Total delay nominal (td) | 84 ns |
| width | 7.62 mm |
京公网安备 11010802033920号
EEWORLD
