Data Sheet
FEATURES
Low power, smallest pin-compatible, quad
nanoDACs
AD5664R: 16 bits
AD5644R: 14 bits
AD5624R: 12 bits
User-selectable external or internal reference
External reference default
On-chip 1.25 V/2.5 V, 5 ppm/°C reference
10-lead MSOP; 10-lead, 3 mm × 3 mm LFCSP_WD; and
12-ball, 1.665 mm × 2.245 mm WLCSP
2.7 V to 5.5 V power supply
Guaranteed monotonic by design
Power-on reset to zero scale
Per channel power-down
Serial interface, up to 50 MHz
Quad, 12-/14-/16-Bit
nanoDACs
with
5 ppm/°C On-Chip Reference
AD5624R/AD5644R/AD5664R
FUNCTIONAL BLOCK DIAGRAM
V
DD
GND
V
REFIN
/V
REFOUT
1.25V/2.5V REF
AD5624R/AD5644R/AD5664R
INPUT
REGISTER
SCLK
INPUT
REGISTER
SYNC
INTERFACE
LOGIC
INPUT
REGISTER
DIN
INPUT
REGISTER
DAC
REGISTER
STRING
DAC D
DAC
REGISTER
STRING
DAC C
DAC
REGISTER
STRING
DAC B
DAC
REGISTER
STRING
DAC A
BUFFER
V
OUT
A
BUFFER
V
OUT
B
BUFFER
V
OUT
C
BUFFER
V
OUT
D
APPLICATIONS
Process controls
Data acquisition systems
Portable battery-powered instruments
Digital gain and offset adjustment
Programmable voltage and current sources
Programmable attenuators
Figure 1.
Table 1. Related Devices
Part No.
AD5624/AD5664
AD5666
Description
2.7 V to 5.5 V quad, 12-/16-bit DACs, external
reference
2.7 V to 5.5 V quad, 16-bit DAC, internal
reference, LDAC, CLR pins
GENERAL DESCRIPTION
The AD5624R/AD5644R/AD5664R, members of the
nanoDAC®
family, are low power, quad, 12-/14-/16-bit buffered voltage-out
DACs. All devices operate from a single 2.7 V to 5.5 V supply
and are guaranteed monotonic by design.
The AD5624R/AD5644R/AD5664R have an on-chip reference.
The AD56x4R-3 has a 1.25 V, 5 ppm/°C reference, giving a full-
scale output range of 2.5 V; the AD56x4R-5 has a 2.5 V, 5 ppm/°C
reference giving a full-scale output range of 5 V. The on-chip
reference is off at power-up, allowing the use of an external
reference; all devices can be operated from a single 2.7 V to
5.5 V supply. The internal reference is enabled via a software
write.
The part incorporates a power-on reset circuit that ensures the
DAC output powers up to 0 V and remains there until a valid
write takes place. The part contains a per-channel power-down
feature that reduces the current consumption of the device to
480 nA at 5 V and provides software-selectable output loads
while in power-down mode. The low power consumption of
this part in normal operation makes it ideally suited to portable
battery-operated equipment.
The AD5624R/AD5644R/AD5664R use a versatile 3-wire serial
interface that operates at clock rates up to 50 MHz, and is com-
patible with standard SPI, QSPI™, MICROWIRE™, and DSP
interface standards. The on-chip precision output amplifier
enables rail-to-rail output swing.
PRODUCT HIGHLIGHTS
1.
2.
3.
4.
Quad 12-/14-/16-bit DACs.
On-chip 1.25 V/2.5 V, 5 ppm/°C reference.
Available in 10-lead MSOP; 10-lead, 3 mm × 3 mm
LFCSP_WD; and 12-ball, 1.665 mm × 2.245 mm WLCSP.
Low power, typically consumes 1.32 mW at 3 V and
2.25 mW at 5 V.
Rev. C
Document Feedback
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2006–2013 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
05856-001
POWER-ON
LOGIC
POWER-
DOWN
LOGIC
AD5624R/AD5644R/AD5664R
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
Functional Block Diagram .............................................................. 1
General Description ......................................................................... 1
Product Highlights ........................................................................... 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
AD5624R-5/AD5644R-5/AD5664R-5 ...................................... 3
AD5624R-3/AD5644R-3/AD5664R-3 ...................................... 4
AC Characteristics ........................................................................ 6
Timing Characteristics ................................................................ 7
Timing Diagram ........................................................................... 7
Absolute Maximum Ratings ............................................................ 8
ESD Caution .................................................................................. 8
Pin Configurations and Function Descriptions ........................... 9
Typical Performance Characteristics ........................................... 10
Terminology .................................................................................... 18
Theory of Operation ...................................................................... 20
Digital-to-Analog Section ......................................................... 20
Resistor String ............................................................................. 20
Output Amplifier ........................................................................ 20
Data Sheet
Internal Reference ...................................................................... 20
External Reference ..................................................................... 20
Serial Interface ............................................................................ 20
Input Shift Register .................................................................... 21
SYNC Interrupt........................................................................... 21
Power-On Reset .......................................................................... 22
Software Reset ............................................................................. 22
Power-Down Modes .................................................................. 22
LDAC Function ........................................................................... 23
Internal Reference Setup ........................................................... 23
Microprocessor Interfacing ....................................................... 24
Applications Information .............................................................. 25
Using a Reference as a Power Supply for the
AD5624R/AD5644R/AD5664R ............................................... 25
Bipolar Operation Using the AD5624R/AD5644R/AD5664R
....................................................................................................... 25
Using AD5624R/AD5644R/AD5664R with a Galvanically
Isolated Interface ........................................................................ 25
Power Supply Bypassing and Grounding ................................ 26
Outline Dimensions ....................................................................... 27
Ordering Guide .......................................................................... 28
REVISION HISTORY
4/13—Rev. B to Rev. C
Added 12-Ball WLCSP ...................................................... Universal
Changes to Features and Product Highlights Sections ................ 1
Change to Reference TC Parameter, Table 2................................. 3
Added Thermal Impedance, WLCSP Package (4-Layer Board),
θ
JA
Parameter, Table 6 ....................................................................... 8
Added Figure 4; Renumbered Sequentially .................................. 9
Changes to Figure 3 Caption and Table 7...................................... 9
Updated Outline Dimensions ....................................................... 27
Changes to Ordering Guide .......................................................... 28
4/08—Rev. A to Rev. B
Changes to Figure 50...................................................................... 20
Updated Outline Dimensions ....................................................... 27
Changes to Ordering Guide .......................................................... 28
11/06—Rev. 0 to Rev. A
Changes to Reference Output Parameter in Table 2 .....................3
Changes to Reference Output Parameter in Table 3 .....................5
Added Note to Figure 3 ....................................................................9
4/06—Revision 0: Initial Version
Rev. C | Page 2 of 28
Data Sheet
SPECIFICATIONS
AD5624R-5/AD5644R-5/AD5664R-5
AD5624R/AD5644R/AD5664R
V
DD
= 4.5 V to 5.5 V; R
L
= 2 kΩ to GND; C
L
= 200 pF to GND; V
REFIN
= V
DD
; all specifications T
MIN
to T
MAX
, unless otherwise noted.
Table 2.
Parameter
STATIC PERFORMANCE
2
AD5664R
Resolution
Relative Accuracy
Differential Nonlinearity
AD5644R
Resolution
Relative Accuracy
Differential Nonlinearity
AD5624R
Resolution
Relative Accuracy
Differential Nonlinearity
Zero-Code Error
Offset Error
Full-Scale Error
Gain Error
Zero-Code Error Drift
Gain Temperature Coefficient
DC Power Supply Rejection Ratio
DC Crosstalk
External Reference
Min
B Grade
1
Typ
Max
Unit
Conditions/Comments
16
±8
±16
±1
Bits
LSB
LSB
Bits
LSB
LSB
Bits
LSB
LSB
mV
mV
% of FSR
% of FSR
µV/°C
ppm
dB
µV
µV/mA
µV
µV
µV/mA
µV
Guaranteed monotonic by design
14
±2
±4
±0.5
Guaranteed monotonic by design
12
±0.5
2
±1
−0.1
±2
±2.5
−100
10
10
5
25
20
10
0
2
10
0.5
30
4
170
0.75
26
2.495
±5
±10
±15
7.5
2.505
±10
200
V
DD
V
DD
±1
±0.25
10
±10
±1
±1.5
Guaranteed monotonic by design
All zeroes loaded to DAC register
All ones loaded to DAC register
Of FSR/°C
DAC code = midscale; V
DD
= 5 V ± 10%
Due to full-scale output change, R
L
= 2 kΩ to GND or V
DD
Due to load current change
Due to powering down (per channel)
Due to full-scale output change, R
L
= 2 kΩ to GND or V
DD
Due to load current change
Due to powering down (per channel)
Internal Reference
OUTPUT CHARACTERISTICS
3
Output Voltage Range
Capacitive Load Stability
DC Output Impedance
Short-Circuit Current
Power-Up Time
REFERENCE INPUTS
Reference Current
Reference Input Range
Reference Input Impedance
REFERENCE OUTPUT
Output Voltage
Reference TC
3
V
nF
nF
Ω
mA
µs
µA
V
kΩ
V
ppm/°C
ppm/°C
ppm/°C
kΩ
R
L
= ∞
R
L
= 2 kΩ
V
DD
= 5 V
Coming out of power-down mode; V
DD
= 5 V
V
REF
= V
DD
= 5.5 V
At ambient
MSOP package models
LFCSP package models
WLCSP package models
Output Impedance
Rev. C | Page 3 of 28
AD5624R/AD5644R/AD5664R
Parameter
LOGIC INPUTS
3
Input Current
V
INL
, Input Low Voltage
V
INH
, Input High Voltage
Pin Capacitance
POWER REQUIREMENTS
V
DD
I
DD
Normal Mode
4
All Power-Down Modes
5
1
2
Data Sheet
B Grade
1
Typ
Max
±2
0.8
Unit
µA
V
V
pF
V
mA
mA
µA
V
IH
= V
DD
, V
IL
= GND, V
DD
= 4.5 V to 5.5 V
Internal reference off
Internal reference on
Conditions/Comments
All digital inputs
V
DD
= 5 V
V
DD
= 5 V
Min
2
3
4.5
0.45
0.95
0.48
5.5
0.9
1.2
1
Temperature range: B grade: −40°C to +105°C.
Linearity calculated using a reduced code range: AD5664R (Code 512 to Code 65,024); AD5644R (Code 128 to Code 16,256); AD5624R (Code 32 to Code 4064). Output
unloaded.
3
Guaranteed by design and characterization, not production tested.
4
Interface inactive. All DACs active. DAC outputs unloaded.
5
All DACs powered down.
AD5624R-3/AD5644R-3/AD5664R-3
V
DD
= 2.7 V to 3.6 V; R
L
= 2 kΩ to GND; C
L
= 200 pF to GND; V
REFIN
= V
DD
; all specifications T
MIN
to T
MAX
, unless otherwise noted.
Table 3.
Parameter
STATIC PERFORMANCE
2
AD5664R
Resolution
Relative Accuracy
Differential Nonlinearity
AD5644R
Resolution
Relative Accuracy
Differential Nonlinearity
AD5624R
Resolution
Relative Accuracy
Differential Nonlinearity
Zero-Code Error
Offset Error
Full-Scale Error
Gain Error
Zero-Code Error Drift
Gain Temperature Coefficient
DC Power Supply Rejection Ratio
DC Crosstalk
External Reference
Min
B Grade
1
Typ
Max
Unit
Conditions/Comments
16
±8
±16
±1
Bits
LSB
LSB
Bits
LSB
LSB
Bits
LSB
LSB
mV
mV
% of FSR
% of FSR
µV/°C
ppm
dB
µV
µV/mA
µV
µV
µV/mA
µV
Guaranteed monotonic by design
14
±2
±4
±0.5
Guaranteed monotonic by design
12
±0.5
2
±1
−0.1
±2
±2.5
−100
10
10
5
25
20
10
±1
±0.25
10
±10
±1
±1.5
Guaranteed monotonic by design
All zeroes loaded to DAC register
All ones loaded to DAC register
Of FSR/°C
DAC code = midscale; V
DD
= 3 V ± 10%
Due to full-scale output change, R
L
= 2 kΩ to GND or V
DD
Due to load current change
Due to powering down (per channel)
Due to full-scale output change, R
L
= 2 kΩ to GND or V
DD
Due to load current change
Due to powering down (per channel)
Internal Reference
Rev. C | Page 4 of 28
Data Sheet
Parameter
OUTPUT CHARACTERISTICS
3
Output Voltage Range
Capacitive Load Stability
DC Output Impedance
Short-Circuit Current
Power-Up Time
REFERENCE INPUTS
Reference Current
Reference Input Range
Reference Input Impedance
REFERENCE OUTPUT
Output Voltage
Reference TC
3
Output Impedance
LOGIC INPUTS
3
Input Current
V
INL
, Input Low Voltage
V
INH
, Input High Voltage
Pin Capacitance
POWER REQUIREMENTS
V
DD
I
DD
Normal Mode
4
All Power-Down Modes
5
1
2
AD5624R/AD5644R/AD5664R
Min
0
2
10
0.5
30
4
170
0
26
1.247
±5
±10
7.5
1.253
±15
200
V
DD
B Grade
1
Typ
Max
V
DD
Unit
V
nF
nF
Ω
mA
µs
µA
V
kΩ
V
ppm/°C
ppm/°C
kΩ
µA
V
V
pF
V
mA
mA
µA
V
IH
= V
DD
, V
IL
= GND, V
DD
= 2.7 V to 3.6 V
Internal reference off
Internal reference on
Conditions/Comments
R
L
= ∞
R
L
= 2 kΩ
V
DD
= 3 V
Coming out of power-down mode; V
DD
= 3 V
V
REF
= V
DD
= 3.6 V
At ambient
MSOP package models
LFCSP package models
±2
0.8
2
3
2.7
0.44
0.95
0.2
3.6
0.85
1.15
1
All digital inputs
V
DD
= 3 V
V
DD
= 3 V
Temperature range: B grade: −40°C to +105°C.
Linearity calculated using a reduced code range: AD5664R (Code 512 to Code 65,024); AD5644R (Code 128 to Code 16,256); AD5624R (Code 32 to Code 4064). Output
unloaded.
3
Guaranteed by design and characterization, not production tested.
4
Interface inactive. All DACs active. DAC outputs unloaded.
5
All DACs powered down.
Rev. C | Page 5 of 28
京公网安备 11010802033920号
EEWORLD
