ZRLBB-416-633PN datasheet, PDF

ZRLBB-416-633PN: DescriptionCircular Connector, 61 Contact(s), Aluminum Alloy, Male, Crimp Terminal, Receptacle,; CategoryThe connector The connector; File Size85KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

ZRLBB-416-633PN Overview

Circular Connector, 61 Contact(s), Aluminum Alloy, Male, Crimp Terminal, Receptacle,

Parameter Name	Attribute value
Maker	Amphenol
Reach Compliance Code	unknown
Factory Lead Time	8 weeks
Other features	LOW PROFILE
Back shell type	SOLID
Body/casing type	RECEPTACLE
Connector type	CIRCULAR CONNECTOR
Contact point gender	MALE
Coupling type	THREADED
DIN compliance	NO
empty shell	NO
Environmental characteristics	CORROSION RESISTANT
Filter function	NO
IEC compliance	NO
MIL compliance	NO
Mixed contacts	NO
Installation type	PANEL
Shell surface	ANODIC
Shell material	ALUMINUM
Housing size	16
Termination type	CRIMP
Total number of contacts	61

Fluke-279FC——New World: The "visible light" band that the human eye can see is actually only a very narrow section of the entire electromagnetic spectrum. Let's use the Fluke-279FC to take a look at what the world of infrare...; tianshuihu Test/Measurement

Detailed analysis of the power-on sequence of TMS320F28335 and TMS320F2812: Nowadays, with the continuous development of semiconductor technology and the increasingly stringent requirements of electronic products for power consumption, major chip manufacturers generally adopt...; zhscumt DSP and ARM Processors

Looking for graduation project~~~ Title: "Automatic monitoring system for liquid dripping": ...; barbara520025

I need help. The same program is downloaded to two STM8 three-in-one boards. The results are different.: Can anyone explain to me why the same program and cosmic are downloaded to two STM8 three-in-one boards of the same series, but the results are so different?I use STM8s207sb. When I used the 12864 dri...; jxpxlee stm32/stm8

The timing problem encountered during vga transmission is urgently needed to be solved: This is my code: module VGA(clk,rst_n,vgar,vgab,vgag,vga_vs,vga_hs); input clk,rst_n; //50Mhz output [3:0] vgar; output [3:0] vgag; output [3:0] vgab; output vga_vs; output vga_hs; reg [10:0]ths; //ro...; 若华 FPGA/CPLD

I can't deny that the things I changed are all very different. If you don't believe me, look.: [font=微软雅黑][size=5]I cannot deny that the things I changed are all very different. If you don’t believe me, take a look. [/size][/font]{:1_137:}...; cardin6 Talking

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components