EEWORLDEEWORLDEEWORLD

Part Number

Search

CY14B102L-ZS15XIT

Description
Non-Volatile SRAM, 256KX8, 15ns, CMOS, PDSO44, ROHS COMPLIANT, TSOP2-44
Categorystorage    storage   
File Size633KB,21 Pages
ManufacturerCypress Semiconductor
Environmental Compliance
Download Datasheet Parametric View All

CY14B102L-ZS15XIT Overview

Non-Volatile SRAM, 256KX8, 15ns, CMOS, PDSO44, ROHS COMPLIANT, TSOP2-44

CY14B102L-ZS15XIT Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerCypress Semiconductor
Parts packaging codeTSOP2
package instructionTSOP2, TSOP44,.46,32
Contacts44
Reach Compliance Codecompliant
ECCN code3A991.B.2.A
Maximum access time15 ns
JESD-30 codeR-PDSO-G44
JESD-609 codee4
length18.415 mm
memory density2097152 bit
Memory IC TypeNON-VOLATILE SRAM
memory width8
Humidity sensitivity level3
Number of functions1
Number of terminals44
word count262144 words
character code256000
Operating modeASYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize256KX8
Package body materialPLASTIC/EPOXY
encapsulated codeTSOP2
Encapsulate equivalent codeTSOP44,.46,32
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)260
power supply3/3.3 V
Certification statusNot Qualified
Maximum seat height1.194 mm
Maximum standby current0.003 A
Maximum slew rate0.075 mA
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)2.7 V
Nominal supply voltage (Vsup)3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width10.16 mm
ADVANCE
CY14B102L, CY14B102N
2-Mbit (256K x 8/128K x 16) nvSRAM
Features
Functional Description
The Cypress CY14B102L/CY14B102N is a fast static RAM, with
a nonvolatile element in each memory cell. The memory is
organized as 256K words of 8 bits each or 128K words of 16 bits
each. The embedded nonvolatile elements incorporate
QuantumTrap technology, producing the world’s most reliable
nonvolatile memory. The SRAM provides infinite read and write
cycles, while independent nonvolatile data resides in the highly
reliable QuantumTrap cell. Data transfers from the SRAM to the
nonvolatile elements (the STORE operation) takes place
automatically at power down. On power up, data is restored to
the SRAM (the RECALL operation) from the nonvolatile memory.
Both STORE and RECALL operations are also available under
software control.
15 ns, 20 ns, 25 ns, and 45 ns access times
Internally organized as 256K x 8 (CY14B102L) or 128K x 16
(CY14B102N)
Hands off automatic STORE on power down with only a small
capacitor
STORE to QuantumTrap
nonvolatile elements initiated by
software, device pin, or AutoStore
on power down
RECALL to SRAM initiated by software or power up
Infinite read, write, and recall cycles
200,000 STORE cycles to QuantumTrap
20 year data retention
Single 3V +20%, –10% operation
Commercial, Industrial and Automotive temperatures
48-pin FBGA, 44 and 54-pin TSOP II packages
Pb-free and RoHS compliance
Logic Block Diagram
V
CC
V
CAP
Address A
0
- A
17
CE
OE
WE
[1]
[1]
DQ0 - DQ7
CY14B102L
CY14B102N
HSB
BHE
BLE
V
SS
Note
1. Address A
0
- A
17
and Data DQ0 - DQ7 for x8 configuration, Address A
0
- A
16
and Data DQ0 - DQ15 for x16 configuration.
Cypress Semiconductor Corporation
Document Number: 001-45754 Rev. *A
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised June 27, 2008
[+] Feedback
Open1081 startup problem
[i=s] This post was last edited by Mike on 2014-10-20 09:21 [/i] I have a question, is the source file of EMW3161_COMMON_BOOT.bin, this Bootloader, officially available? I just took a look at the 1081...
小麦克 RF/Wirelessly
Selling several sets of development boards, LCD screens, stepper motors, and reduction motors
[size=6][b]Development board released to support Taobao transactions! ! Contact QQ: 1141813422 1. STM32F103 development board without JLINK (50RMB) The development board is soldered by myself, and the...
静之音 Buy&Sell
Question about snmp
I want to add the SNMP protocol to WinCE. Has anyone done it before? I originally wanted to use net-snmp or snmp++, but I didn't see any successful examples under WinCE, so I was very frustrated and d...
lmw1103 Embedded System
Please help me analyze the circuit principle
This circuit inputs the signal from the IN terminal, but the signal returns to the input terminal. I don't understand whether it is a limiting circuit. I would like an expert to help analyze it. Thank...
阳光如烟 Analog electronics
Wince 5.0 cannot play FLASH web pages? What should I do?
PB5, adding Chinese, Japanese, and English can display the normal operating system interface normally, but when adding Thai, it can compile successfully. When it is burned to the board, it does not di...
easybyte Embedded System
Problems with setting pin constraints
I recently made a design using CPLD XCR3064XL and the tool ISE9.0. My top-level interface is the four pins clk, datain, rst, and dataout, as shown below:But when I assigned the pins, other interface s...
zhgshi FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1629  1206  1112  2755  2693  33  25  23  56  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号