FAN7085_GF085 High Side Gate Driver with Recharge FET
September 2012
FAN7085_GF085
Features
• Qualified to AEC Q100
High Side Gate Driver with Recharge FET
Description
The FAN7085_GF085 is a high-side gate drive IC with reset
input and built-in recharge FET. It is designed for high voltage
and high speed driving of MOSFET or IGBT, which operates up
to 300V. Fairchild's high-voltage process and common-mode
noise cancellation technique provide stable operation in the
high side driver under high-dV/dt noise circumstances. Logic
input is compatible with standard CMOS outputs. The UVLO cir-
cuits prevent from malfunction when VCC and VBS are lower
than the specified threshold voltage. It is available with space
saving SOIC-8 Package. Minimum source and sink current
capability of output driver is 250mA and 250mA. Built-in
recharge FET to refresh bootstrap circuit is very useful for circuit
topology requiring switches on low and high side of load.
• Floating channel designed for bootstrap operation fully oper-
ational up to 300V.
• Tolerance to negative transient voltage on VS pin
• dv/dt immune.
• Gate drive supply range from 4.5V to 20V
• Under-voltage lockout
• CMOS Schmitt-triggered inputs with pull-down and pull-up
• High side output out of phase with input (Inverted input)
• Reset input
• Internal recharge FET for bootstrap refresh
SOIC-8
Typical Applications
• Diesel and gasoline injectors/valves
• MOSFET-and IGBT high side driver applications
For Fairchild’s definition of “green” Eco Status, please visit:
http://www.fairchildsemi.com/company/green/rohs_green.html
Ordering Information
Device
FAN7085M_GF085
X : Tape & Reel type
Package
SOIC-8
Operating
Temp.
-40
C
~ 125
C
-40
C
~ 125
C
FAN7085MX_GF085 SOIC-8
©2012 Fairchild Semiconductor Corporation
1
www.fairchildsemi.com
FAN7085_GF085 Rev. 1.0.1
FAN7085_GF085 High Side Gate Driver with Recharge FET
Block Diagrams
VB
Under
Voltage Reset
VB to VS
Pulse Filter
Flip Flop
Brake before
make
HO
VS
Recharge Path
www.fairchildsemi.com
VCC
Under Voltage
Reset VCC to GND
RESET-
IN-
GND
Logic
Pulse
Filter
Level Shifter
ON
Delay
Level Shifter
OFF
Pin Assignments
1
2
3
4
VCC
IN-
GND
VB
HO
NC
8
7
6
5
RESET- VS
Pin Definitions
Pin Number
1
2
3
4
5
6
7
8
Pin Name
VCC
IN-
GND
RESET-
VS
NC
HO
VB
I/O
P
I
P
I
P
-
A
P
Pin Function Description
Driver supply voltage, typically 5V
Driver control signal input (Negative Logic)
Ground
Driver enable input signal (Negative Logic)
High side floating offset for MOSFET Source connection
No connection (No Bond wire)
High side drive output for MOSFET Gate connection
Driver output stage supply
©2012 Fairchild Semiconductor Corporation
FAN7085_GF085 Rev. 1.0.1
2
FAN7085_GF085 High Side Gate Driver with Recharge FET
Absolute Maximum Ratings
Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are abso-
lute voltages referenced to GND.
Parameter
High side floating supply voltage
High side driver output stage voltage
Neg. transient: 0.5 ms, external MOSFET off
Symbol
V
BS
V
B
Vs
V
HO
V
CC
V
IN
V
RES
Pd
Rthja
V
ESD
V
CDM
Tj
T
S
Min.
-0.3
-5
-25
VS-0.3
-0.3
-0.3
-0.3
Max.
25
325
300
VB+0.3
25
Vcc+0.3
Vcc+0.3
0.625
200
Unit
V
V
V
V
V
V
V
W
C/W
V
V
High side floating supply offset voltage
Neg. transient 0.2 us
High side floating output voltage
Supply voltage
Input voltage for IN-
Input voltage for RESET-
Power Dissipation
1)
Thermal resistance, junction to ambient
1)
Electrostatic discharge voltage
(Human Body Model)
Charge device model
Junction Temperature
Storage Temperature
1.5K
500
150
-55
150
C
C
Note: 1) The thermal resistance and power dissipation rating are measured bellow conditions;
JESD51-2: Integrated Circuit Thermal Test Method Environmental Conditions - Natural condition(StillAir)
JESD51-3: Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Package
Recommended Operating Conditions
For proper operation the device should be used within the recommended conditions.-40°C <= Ta <= 125°C
Parameter
High side floating supply voltage(DC)
Transient:-10V@ 0.2 us
Symbol
V
B
V
S
V
S
V
HO
dv/dt
V
CC
V
IN
V
RESET
Fs
t
IN(low,min)
t
IN(high,min)
V
B
(MIN)4)
T
a
Min.
VS+4.5
-3
-25
Vs
-
4.5
0
0
1000
60
4
-40
Max.
VS+20
300
300
VB
50
20
Vcc
Vcc
200K
-
-
-
125
Unit
V
V
V
V
V/ns
V
V
V
Hz
ns
ns
V
C
High side floating supply offset voltage(DC)
@VBS=7V
High side floating supply offset voltage(Transient)
0.2us @VBS<25V
High side floating output voltage
Allowable offset voltage Slew Rate
1)
Supply voltage for logic part
Input voltage for IN-
Input voltage for RESET-
Switching frequency
2)
Minimum low input width
3)
Minimum high input width
3)
Minimum operating voltage of VB related to GND
Ambient temperature
Note: 1) Guaranteed by design.
2) Duty = 0.5, VBS >=7V
3) Guaranteed by design. Pulse widths below the specified values, may be ignored. Output will either follow the input signal or will ignore it.
No false output state is guaranteed when minimum input width is smaller than tin
4) Guaranteed by design
©2012 Fairchild Semiconductor Corporation
FAN7085_GF085 Rev. 1.0.1
3
www.fairchildsemi.com
FAN7085_GF085 High Side Gate Driver with Recharge FET
Statics Electrical Characteristics
Unless otherwise specified, -40°C <= Ta <= 125°C, V
CC
= 5V, V
BS
= 7V, V
S
= 0V, V
RESET
= 5V, R
L
= 50, C
L
= 2.5nF.
Parameter
VCC and VBS Supply Characteristics
V
CC
and V
BS
supply under voltage
positive going threshold
V
CC
and V
BS
supply under voltage
negative going threshold
V
CC
and V
BS
under voltage hysteresis
Under voltage lockout response time
Offset supply leakage current
Quiescent Vcc supply current
Quiescent VBS supply current
Quiescent VBS supply current
VBS drop due to output turn-on
(Design guaranty)
Input Characteristics
High logic level input voltage for IN-
Low logic level input voltage for IN-
Low logic level input bias current for IN-
High logic level input bias current for IN-
Full up resistance at IN
High logic level input voltage for RESET-
Low logic level input voltage for RESET-
High logic level input current for RESET-
Low logic level input bias current for RESET-
Full down resistance at RESET-
Output characteristics
High level output voltage, V
B
- VHO
Low level output voltage, VHO-GND
Peak output source current
Peak output sink current
Equivalent output resistance
Recharge Characteristics
Recharge TR turn-on propagation delay
Recharge TR turn-off propagation delay
Recharge TR on-state voltage drop
Dead Time Characteristics
High side turn-off to recharge gate turn-on
Recharge gate turn-off to high side turn-on
Symbol
V
CCUV+
V
BSUV+
V
CCUV
-
V
BSUV-
V
CCUVH
V
BSUVH
tduvcc
tduvbs
I
LK
I
QCC
I
QBS1
I
QBS2
V
BS
Conditions
V
cc
and V
BS
rising from 0V
V
cc
and V
BS
dropping from 5V
-
VCC: 6.5V->2.4V or 2.4V->6.5V
VBS: 6.5V->2.4V or 2.4V->6.5V
VB=VS=300V
V
cc
=20V
Static mode,
V
BS
=7V, V
IN
=0 or 5V
Static mode,
V
BS
=16V, V
IN
=0 or 5V
V
BS
=7V, Cbs=1uF, td
IG-IN
=3uS,
t
TEST
=100uS
Min.
-
2.8
0.02
0.5
0.5
-
-
Typ.
3.7
3.4
0.3
Max.
4.3
-
-
20
20
Unit
V
V
V
us
us
uA
uA
uA
uA
mV
-
-
200
500
100
200
210
V
IH
V
IL
I
IN-
I
IN+
R
IN
V
RH
V
RL
I
RES+
I
RES-
R
RES
V
OH
V
OL
I
O+
I
O-
R
OP
R
ON
T
on_rech
T
off_rech
V
RECH
D
THOFF
D
THON
Is=1mA, VIN=5V @125C
V
cc
=5V, V
S
=7V
V
cc
=5V, V
S
=7V
I
O
=0
I
O
=0
V
IN
=5V
V
IN
=0
V
RESET
=5V
V
RESET
=0
V
IN
=0
V
IN
=5V
0.6V
CC
-
5
-
83
0.6Vcc
5
83
-
-
250
250
-
-
25
-
200
-
25
200
-
-
450
450
15.5
15.5
-
0.28V
CC
60
5
1000
-
0.28Vcc
60
5
1000
0.1
0.1
-
-
28
28
9.8
0.4
1.2
V
V
uA
uA
V
V
uA
uA
V
V
mA
mA
us
us
V
us
us
4
7.9
0.2
4
0.1
7.8
0.4
9.8
0.7
Note: The input parameter are referenced to GND. The VO and IO parameters are referenced to GND.
©2012 Fairchild Semiconductor Corporation
FAN7085_GF085 Rev. 1.0.1
4
www.fairchildsemi.com
FAN7085_GF085 High Side Gate Driver with Recharge FET
Dynamic Electrical Characteristics
Unless otherwise specified, -40°C <= Ta <= 125°C, V
CC
= 5V, V
BS
= 7V, V
S
= 0V, V
RESET
= 5V, R
L
= 50, C
L
= 2.5nF.
Parameter
Input-to-output turn-on propagation delay
Input-to-output turn-off propagation delay
RESET-to-output turn-off propagation delay
RESET-to-output turn-on propagation delay
Output rising time
Symbol
t
plh
t
phl
t
phl_res
t
plh_res
tr1
tr2
tr3
tr4
Conditions
50% input level to 10% output level,
V
S
= 0V
50% input level to 90% output level
V
S
= 0V
50% input level to 90% output level
50% input level to 10% output level
Tj=25C
Tj=25C,V
BS
=16V
V
BS
=16V
Tj=25C
Tj=25C,V
BS
=16V
V
BS
=16V
Min. Typ. Max. Unit
0.56
-
-
-
-
0.15
0.17
0.56
65
-
65
-
-
25
-
25
-
1
0.5
0.5
1
200
400
200
400
200
300
200
300
us
us
us
us
ns
ns
ns
ns
ns
ns
ns
ns
Output falling time
tf1
tf2
tf3
tf4
©2012 Fairchild Semiconductor Corporation
FAN7085_GF085 Rev. 1.0.1
5
www.fairchildsemi.com
Suggestions & Announcements
京公网安备 11010802033920号
EEWORLD
