EEWORLDEEWORLDEEWORLD

Part Number

Search

530CB80M0000BGR

Description
CMOS Output Clock Oscillator, 80MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size268KB,15 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530CB80M0000BGR Overview

CMOS Output Clock Oscillator, 80MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530CB80M0000BGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency80 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
physical size177.8mm x 127.0mm x 41.91mm
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.0 7/06
Copyright © 2006 by Silicon Laboratories
Si530/531
How do I flash the firmware on my JLink?
[i=s]This post was last edited by Bingqi23 on 2016-7-26 15:01[/i] I was going to try to connect the UFUN learning board with JLink today, but I found that my JLink was identified as a pirated version....
Bingqi23 stm32/stm8
Live broadcast at 10 am today [How to choose a suitable automotive MOSFET]
Live broadcast time: September 22 (today) 10:00-11:30 am Live Topic: How to Choose a Suitable AutomotiveMOSFET Live Broadcast Introduction MOFSET may seem simple, but there are actually many mysteries...
EEWORLD社区 Automotive Electronics
EEWORLD University ---- JESD204B series training
JESD204B series training : https://training.eeworld.com.cn/course/3878...
hi5 Talking
FPGA Graduate
What should I do? I can't finish my graduate project. I have studied FPGA for so long, but I still don't understand it. My teacher wants me to do a project in this area. I will graduate next year. I d...
yuechenping FPGA/CPLD
How to download the program to R7F0C001G using ez-cube?
I have a Renesas MCU R7F0C001G and cube, and I use CACX software to write a program. But after building without errors, I cannot download when I select DOWNLOAD of DEBUG? The program is very simple, s...
求求求12315 Renesas Electronics MCUs
Problems with calling programs under Linux
I'm reading a book about Linux. There is a small program file called testscript. The content is #!/bin/bash exit $@. There is another file called macro.c. The content is: #!/bin/bash if ./testscript -...
chenbingjy Linux and Android

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1432  1720  1300  2437  1910  29  35  27  50  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号