M2S010-VF144YI datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > M2S010-VF144YI

Preview

M2S010-VF144YI: DescriptionSmartFusion2 System-on-Chip FPGAs; File Size7MB，156 Pages; ManufacturerMicrosemi; Websitehttps://www.microsemi.com

Download Datasheet View All

M2S010-VF144YI Overview

SmartFusion2 System-on-Chip FPGAs

Preview

Download Datasheet

View All

Revision 0

SmartFusion2 System-on-Chip FPGAs

Microsemi’s SmartFusion

2 SoC FPGAs integrate fourth generation flash-based FPGA fabric, an ARM

Cortex™-M3 processor,

and high performance communications interfaces on a single chip. The SmartFusion2 family is the industry’s lowest power, most

reliable and highest security programmable logic solution. This next generation SmartFusion2 architecture offers up to 3.6X gate

count implemented with 4-input look-up table (LUT) fabric with carry chains, giving 2X performance, and includes multiple embedded

memory options and math blocks for digital signal processing (DSP). The 166 MHz ARM Cortex-M3 processor is enhanced with an

embedded trace macrocell (ETM), memory protection unit (MPU), 8 Kbyte instruction cache, and additional peripherals including

controller area network (CAN), Gigabit Ethernet, and high speed universal serial bus (USB). High speed serial interfaces include

peripheral component interconnect express (PCIe), 10 Gbps attachment unit interface (XAUI) / XGMII extended sublayer (XGXS) +

native serialization/deserialization (SERDES) communication, while double data rate 2 (DDR2)/DDR3 memory controllers provide

high speed memory interfaces.

SmartFusion2 Family

Reliability

•

Single Event Upset (SEU) Immune

–

Zero FIT FPGA Configuration Cells

•

Single Error Correct Double Error Detect (SECDED)

Protection on the Following:

–

•

Ethernet Buffers

CAN Message Buffers

Cortex-M3

(eSRAMs)

USB Buffers

PCIe Buffer

DDR Memory Controllers with Optional SECDED

Modes

•

Embedded

Scratch

Pad

Memory

–

Enhanced Anti-Tamper Features

Zeroization

Non-Deterministic Random Bit Generator (NRBG)

User Cryptographic Services (AES-256, SHA-256,

Elliptical Curve Cryptographic (ECC) Engine)

User Physically Unclonable Function (PUF) Key

Enrollment and Regeneration

CRI Pass-Through DPA Patent Portfolio License

Hardware Firewalls Protecting

Subsystem (MSS) Memories

Microcontroller

Data Security Features (available on premium devices)

Low Power

Low Static and Dynamic Power

–

•

Flash*Freeze Mode for Fabric

< 1 mW in Flash*Freeze Mode

10 mW in Standby Mode

For the M2S050 Device:

Buffers Implemented with SEU Resistant Latches on the

Following:

–

DDR Bridges (MSS, MDDR, FDDR)

Instruction Cache

MMUART FIFOs

SPI FIFOs

Based on 65 nm Nonvolatile Flash Process

Efficient 4-Input LUTs with Carry Chains for High

Performance and Low Power

Up to 236 Blocks of Dual-Port 18 Kbit SRAM (Large

SRAM) with 400 MHz Synchronous Performance (x18,

x9, x4, x2, x1)

Up to 240 Blocks of Three-Port 1 Kbit SRAM with 2

Read Ports and 1 Write Port (micro SRAM)

High Performance DSP Signal Processing

–

Up to 240 Fast Math Blocks with 18 x 18 Signed

Multiplication, 17 x 17 Unsigned Multiplication and

44-Bit Accumulator

•

NVM Integrity Check at Power-Up and On-Demand

No External Configuration Memory Required—Instant-

On, Retains Configuration When Powered Off

Design Security Features (available on all devices)

–

Intellectual Property (IP) Protection via Unique

Security Features and Use Models New to the PLD

Industry

Encrypted User Key and Bitstream Loading,

Enabling Programming in Less-Trusted Locations

Supply-Chain Assurance Device Certificate

High-Performance FPGA

Security

•

–

October 2012

Recommended Resources

Q5337 wireless FM microphone production circuit diagram

Internal structure of MAX1908-8724-8765 chip

Stage lighting adjustment circuit

Double-touch digital code lock circuit

T6668 is used for bus stop announcer

Triangular wave generator circuit

Ask: STM8 timing interrupt processing port problem: Recently, STM8 encountered a rather frustrating problem. Now there is a solution, but I still can't figure it out.The model is STM8S105K6:1. The overflow time of the timer interrupt TIM2 is 1ms, which...; zsda2007 stm32/stm8

Can the streaming driver in WinCE5.0 speed up the reading and writing of files and the positioning of data pointers?: RT! Can the streaming driver in WinCE5.0 speed up the reading, writing and positioning of data pointers in files? Originally, CreateFile(), SetFilePointer(), ReadFile() and WriteFile() functions were ...; ft1826119 Embedded System

Received a great gift: Yesterday I received a gift from the forum. It was won by participating in an event a few days ago. I am going to show it off here. At the same time, I would like to thank EEWORLD. I hope that there w...; ddllxxrr Talking

Solicit opinions and organize a national DIY event!: :) I have been wanting to do a DIY recently, but I have never had any ideas. Today, I suddenly thought of an ancient thing - a breathing light, which is actually a light that turns on and off. I plan ...; 小小白 51mcu

PIC18 return value problem: void read_ram(position_type *d) { INT24U r_point=d->read_ram_pointer; unsigned char recdata; TBLPTRL = r_point&0xFF; TBLPTRH = (r_point>>8)&0xFF; TBLPTRU = (r_point>>16)&0xFF; _asm TBLRD _endasm recda...; jialilv Microchip MCU

Schematic diagram data sheet and program code for 51 STM32 and other microcontrollers: [i=s] This post was last edited by paulhyde on 2014-9-15 02:58 [/i] NRF24L01 wireless module super complete information...; 风灵 Electronics Design Contest

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components