EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

RN2969CT

Description
Switching, Inverter Circuit, Interface Circuit and Driver Circuit Applications
CategoryDiscrete semiconductor    The transistor   
ManufacturerToshiba Semiconductor
Websitehttp://toshiba-semicon-storage.com/
Download Datasheet Parametric Compare View All

RN2969CT Overview

Switching, Inverter Circuit, Interface Circuit and Driver Circuit Applications

RN2969CT Parametric

Parameter NameAttribute value
package instructionSMALL OUTLINE, R-PDSO-N6
Contacts6
Reach Compliance Codeunknow
ECCN codeEAR99
Is SamacsysN
Other featuresBUILT-IN BIAS RESISTOR RATIO IS 0.47
Maximum collector current (IC)0.05 A
Collector-emitter maximum voltage20 V
ConfigurationSEPARATE, 2 ELEMENTS WITH BUILT-IN RESISTOR
Minimum DC current gain (hFE)100
JESD-30 codeR-PDSO-N6
Number of components2
Number of terminals6
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Polarity/channel typePNP
Certification statusNot Qualified
surface mountYES
Terminal formNO LEAD
Terminal locationDUAL
transistor applicationsSWITCHING
Transistor component materialsSILICON
Base Number Matches1

RN2969CT Related Products

RN2969CT RN2967CT RN2968CT
Description Switching, Inverter Circuit, Interface Circuit and Driver Circuit Applications Switching, Inverter Circuit, Interface Circuit and Driver Circuit Applications Switching, Inverter Circuit, Interface Circuit and Driver Circuit Applications
package instruction SMALL OUTLINE, R-PDSO-N6 SMALL OUTLINE, R-PDSO-N6 SMALL OUTLINE, R-PDSO-N6
Contacts 6 6 6
Reach Compliance Code unknow unknow unknow
ECCN code EAR99 EAR99 EAR99
Other features BUILT-IN BIAS RESISTOR RATIO IS 0.47 BUILT-IN BIAS RESISTOR RATIO IS 4.7 BUILT-IN BIAS RESISTOR RATIO IS 2.14
Maximum collector current (IC) 0.05 A 0.05 A 0.05 A
Collector-emitter maximum voltage 20 V 20 V 20 V
Configuration SEPARATE, 2 ELEMENTS WITH BUILT-IN RESISTOR SEPARATE, 2 ELEMENTS WITH BUILT-IN RESISTOR SEPARATE, 2 ELEMENTS WITH BUILT-IN RESISTOR
Minimum DC current gain (hFE) 100 120 120
JESD-30 code R-PDSO-N6 R-PDSO-N6 R-PDSO-N6
Number of components 2 2 2
Number of terminals 6 6 6
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
Package shape RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE
Polarity/channel type PNP PNP PNP
Certification status Not Qualified Not Qualified Not Qualified
surface mount YES YES YES
Terminal form NO LEAD NO LEAD NO LEAD
Terminal location DUAL DUAL DUAL
transistor applications SWITCHING SWITCHING SWITCHING
Transistor component materials SILICON SILICON SILICON
Base Number Matches 1 - 1
Smoother than oil, make an electric ice pot with hard disk platters and breast pump
[i=s]This post was last edited by littleshrimp on 2020-6-6 16:16[/i]https://www.bilibili.com/video/BV1aV411r7P6...
littleshrimp Creative Market
[ST Motor Kit Evaluation] 1. Build the Evaluation Motor Kit Environment
[i=s]This post was last edited by whoislj on 2018-6-23 10:38[/i] [size=4]Thanks to ST and EEworld for giving me this opportunity to participate in the evaluation of the motor kit. This article mainly ...
whoislj stm32/stm8
I want to use VB to make a monitoring program
I want to use VB to make a monitoring program to monitor the voltage sent by the microcontroller, the steering angle of the servo, and the speed of the motor. It should be sent every 20ms. How should ...
loolen Embedded System
[Third Batch of Shortlist] GigaDevice GD32L233 Review Activity
[Review details] Try GigaDevice GD32L233 and start the energy-saving "chip" era![Date for receiving the prize] Please be sureto complete the prize confirmation according to the prize confirmation proc...
EEWORLD社区 GD32 MCU
altera opencl sdk license
I would like to ask you experts, how can I download the license of Altera OpenCL SDK? I am doing my undergraduate thesis, urgently need it! Also, if I use Linux system, which development boards suppor...
moningWYL FPGA/CPLD
Issues about clock constraints in synchronously designed FPGA programs
Questions about clock constraints in synchronously designed FPGA programs?There are several issues that need to be paid attention to during the design process. How many clocks does the entire design r...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2142  573  1822  1824  793  44  12  37  16  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号