BZV25/B0322/71 datasheet, PDF - EEWORLD Datasheet

BZV25/B0322/71: DescriptionMains Power Connector, 3A, 250VAC, Male; CategoryThe connector The connector; File Size51KB，1 Pages; ManufacturerBULGIN; Websitehttp://www.bulgin.co.uk/; Environmental Compliance

Download Datasheet Parametric View All

BZV25/B0322/71 Overview

Mains Power Connector, 3A, 250VAC, Male

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	BULGIN
Reach Compliance Code	compliant
Connector type	MAINS POWER CONNECTOR
Contact to complete cooperation	NOT SPECIFIED
Contact point gender	MALE
Contact material	NOT SPECIFIED
Coupling type	SNAP
DIN compliance	NO
IEC compliance	NO
MIL compliance	NO
Power Connector Ratings	3A, 250VAC
Manufacturer's serial number	BZV
Installation type	PANEL
Total number of contacts	3

(Help) Question about capacitor selection?: As shown in the figure, what is the specific function of the capacitor marked in red? This figure is a mic circuit in an IP phone. How to determine its capacitance?...; kingyb Discrete Device

TI group-purchased chip DIY - Part 1: ADS8332: [i=s]This post was last edited by dontium on 2015-1-23 13:02[/i]I bought the chip from a group purchase, and I was itching to make one. Later, I printed a PCB. For details, see: bbs.eeworld../thread-3...; dontium Analogue and Mixed Signal

The high level output of Mega8 IO port is about 1.5V, and the low level output is about 0.3V. Please discuss it together.: [i=s] This post was last edited by huanjun123 on 2014-11-6 15:19 [/i] I made a minimum system based on mega8. When testing, the IO port high-level output was about 1.5V and the low-level output was ab...; huanjun123 Microchip MCU

The circuit board ran for about 2 hours before it broke down: Hello everyone: I recently made 5 boards, and a strange problem occurred during the copy machine. The function of the board is to record data through the serial port, with an operating system. When ru...; tianweiming9527 Embedded System

fpga phase locked loop demodulation FM: Someone previously posted a document (vhdl) about FPGA phase-locked loops from the Japanese FPGA competition. I referred to it, changed it to Verilog, and used ModelSim to give the same simulation res...; 路人甲1 FPGA/CPLD

How to use the Security Erase Unit command in the ATA protocol?: I am currently working on hard disk data destruction, using the SST55LD019 (020) hard disk controller. When executing the Security Erase Unit command 0XF4 in the ATA protocol, the value returned by St...; longeteng Embedded System

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components