-
DS89C420
Ultra-High-Speed Microcontroller
www.maxim-ic.com
GENERAL DESCRIPTION
The DS89C420 offers the highest performance
available in 8051-compatible microcontrollers. It
features a redesigned processor core that executes
every 8051 instruction (depending on the instruction
type) up to 12 times faster than the original for the
same crystal speed. Typical applications see a speed
improvement of 10 times using the same code and
crystal. The DS89C420 offers a maximum crystal
speed of 33MHz, achieving execution rates up to 33
million instructions per second (MIPS).
FEATURES
§
80C52 Compatible
8051 Pin- and Instruction-Set Compatible
Four Bidirectional I/O Ports
Three 16-Bit Timer Counters
256 Bytes Scratchpad RAM
On-Chip Memory
16kB Flash Memory
In-System Programmable through Serial Port
1kB SRAM for MOVX
ROMSIZE Feature
Selects Internal Program Memory Size from
0 to 16k
Allows Access to Entire External Memory Map
Dynamically Adjustable by Software
High-Speed Architecture
1 Clock-Per-Machine Cycle
DC to 33MHz Operation
Single-Cycle Instruction in 30ns
Optional Variable Length MOVX to Access
Fast/Slow Peripherals
Dual Data Pointers with Auto
Increment/Decrement and Toggle Select
Supports Four Paged Modes
§
APPLICATIONS
Data Logging
Vending
Automotive Test Equipment
Motor Control
Magstripe Reader/Scanner
Consumer Electronics
Gaming Equipment
Appliances (Washers, Microwaves, etc.)
Telephones
HVAC
Building Security and Door Access Control
Building Energy Control and Management
Uninterruptible Power Supplies
Programmable Logic Controllers
Industrial Control and Automation
§
§
§
Power Management Mode
Programmable Clock Divider
Automatic Hardware and Software Exit
§
§
PIN-
PACKAGE
40 PDIP
44 PLCC
44 TQFP
40 PDIP
44 PLCC
44 TQFP
40 PDIP
44 PLCC
44 TQFP
ORDERING INFORMATION
PART
DS89C420-MNG
DS89C420-QNG
DS89C420-ENG
DS89C420-MCL
DS89C420-QCL
DS89C420-ECL
DS89C420-MNL
DS89C420-QNL
DS89C420-ENL
TEMP RANGE
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
0°C to +70°C
0°C to +70°C
0°C to +70°C
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
MAX
CLOCK
SPEED
(MHz)
25
25
25
33
33
33
33
33
33
Two Full-Duplex Serial Ports
Programmable Watchdog Timer
13 Interrupt Sources (Six External)
Five Levels of Interrupt Priority
Power-Fail Reset
Early Warning Power-Fail Interrupt
§
§
§
§
Pin Configurations appear at end of data sheet.
Note:
Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device
may be simultaneously available through various sales channels. For information about device errata, click here:
www.maxim-ic.com/errata.
1 of 47
REV: 102203
DS89C420 Ultra-High-Speed Microcontroller
ABSOLUTE MAXIMUM RATINGS
Voltage Range on Any Pin Relative to Ground
Voltage Range on V
CC
Relative to Ground
Operating Temperature Range
Storage Temperature Range
Soldering Temperature
-0.3V to (V
CC
+ 0.5V)
-0.3V to +6.0V
-40°C to +85°C
-55°C to +125°C
See IPC/JEDEC J-STD-020A
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only,
and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is
not implied. Exposure to absolute maximum rating conditions for extended periods can affect device reliability.
DC ELECTRICAL CHARACTERISTICS
(V
CC
= 4.5V to 5.5V; T
A
= -40°C to +85°C.) (Note 1)
PARAMETER
SYMBOL
Supply Voltage
V
CC
Power-Fail Warning
Reset Trip Point
Supply Current Active Mode (Note 3)
Supply Current Idle Mode (Note 4)
Supply Current Stop Mode, Bandgap
Disabled
Supply Current Stop Mode, Bandgap
Enabled
Input Low Level
Input High Level
Input High Level XTAL and RST
Output Low Voltage; Port 1 and 3 at
I
OL
= 1.6mA
Output Low Voltage; Port 0 and 2,
ALE,
PSEN
at I
OL
= 3.2mA
Output High Voltage; Port 1, 2, and 3,
ALE,
PSEN
at I
OH
= -50mA
Output High Voltage; Port 1, 2, and 3
at I
OH
= -1.5mA
Output High Voltage; Port 0 and 2 in
Bus Mode at I
OH
= -8mA
Output High Voltage, RST at I
OL
= -
0.4mA
Input Low Current; Port 1, 2, and 3 at
0.4V
Transition Current from 1 to 0; Port 1,
2, and 3 at 2V
Input Leakage Current, Port 0 in I/O
Mode and
EA
Input Leakage Current, Port 0 in Bus
Mode
RST Pulldown Resistance
V
PFW
V
RST
I
CC
I
IDLE
I
STOP
I
SPBG
V
IL
V
IH
V
IH2
V
OL1
V
OL2
V
OH1
V
OH2
V
OH3
V
OH4
I
IL
I
TL
I
L
I
L
R
RST
(Note 9)
(Note 11)
(Note 10)
(Note 11)
CONDITIONS
(Notes 2, 13)
(Notes 2, 12)
(Notes 2, 12, 13)
33MHz
25MHz
33MHz
25MHz
(Note 5)
(Note 5)
(Note 2)
(Note 2)
(Note 2)
(Note 2)
(Note 2)
(Notes 2, 7)
(Notes 2, 8)
(Notes 2, 6)
(Notes 2, 14)
2.4
2.4
2.4
2.4
-55
-650
-10
-300
50
+10
+300
170
-0.3
2.0
3.5
0.15
0.15
MIN
4.5
4.2
3.95
TYP
5.0
4.375
4.125
100
75
40
40
MAX
5.5
4.6
4.35
150
125
50
50
40
40
+0.8
V
CC
+
0.3
V
CC
+
0.3
0.45
0.45
UNITS
V
V
V
mA
mA
mA
mA
V
V
V
V
V
V
V
V
V
µA
µA
µA
µA
kW
2 of 47
DS89C420 Ultra-High-Speed Microcontroller
Note 1:
Specifications to -40°C are guaranteed by design and not production tested.
Note 2:
All voltages are referenced to ground.
Note 3:
Active current is measured with a 25MHz/33MHz clock source driving XTAL1, V
CC
= RST = 5.5V. All other pins disconnected.
Note 4:
Idle mode current measured with a 25MHz/33MHz clock source driving XTAL1, V
CC
= 5.5V, RST at ground. All other pins disconnected.
Note 5:
Stop mode measured with XTAL and RST grounded, V
CC
= 5.5V. All other pins disconnected.
Note 6:
When addressing external memory.
Note 7:
RST = 5.5V. This condition mimics the operation of pins in I/O mode.
Note 8:
During a 0-to-1 transition, a one-shot drives the ports hard for two clock cycles. This measurement reflects a port pin in transition mode.
Note 9:
Ports 1, 2, and 3 source transition current when being pulled down externally. The current reaches its maximum at approximately 2V.
Note 10:
This port is a weak address holding latch in bus mode. Peak current occurs near the input transition point of the holding latch at
approximately 2V.
Note 11:
RST = 5.5V. Port 0 floating during reset and when in the logic-high state during I/O mode.
Note 12:
While the specifications for V
PFW
and V
RST
overlap, the design of the hardware makes it such that this is not possible. Within the ranges
given, there is a guaranteed separation between these two voltages.
Note 13:
The user should note that this part is tested and guaranteed to operate down to 4.5V (10%) and that V
RST
(min) is specified below that
point. This indicates that there is a range of voltages [V
MIN
to V
RST
(min)] where the processor’s operation is not guaranteed, but the
reset trip point has not been reached. This should not be an issue in most applications, but should be considered when proper
operation must be maintained at all times. For these applications, it may be desirable to use a more accurate external reset.
Note 14:
Guaranteed by design.
3 of 47
DS89C420 Ultra-High-Speed Microcontroller
AC CHARACTERISTICS
(V
CC
= 4.5V to 5.5V; T
A
= -40°C to +85°C)* (Figure
1, Figure 2,
and
Figure 3)
1 CYCLE
PARAMETER
SYMBOL
PAGE MODE 1
MIN
System Clock
(Note 1)
2 CYCLE
PAGE MODE 1
MIN
0
0
1
1
t
CLCL
- 2 +
t
STC3
MAX
25
33
25
33
MIN
0
0
1
1
4 CYCLE
PAGE MODE 1
MAX
25
33
25
33
PAGE MODE 2
MIN
0
0
1
1
1.5t
CLCL
- 5 +
t
STC3
t
CLCL
- 2
MAX
25
33
25
33
NON-PAGE MODE
MIN
0
0
1
1
1.5t
CLCL
- 5 +
t
STC3
0.5t
CLCL
- 2
MAX
25
33
25
33
UNITS
MAX
25
33
25
33
External Oscillator
(25MHz, 33MHz)
External Crystal
(25MHz, 33MHz)
0
0
1 / t
CLCL
1
1
t
LHLL
0.5t
CLCL
- 2
+ t
STC3
MHz
ALE Pulse Width (Note 2)
2t
CLCL
- 4 +
t
STC3
ns
Port 0 Instruction Address
Valid to ALE Low
Port 2 Instruction Address
Valid to ALE Low
Port 0 Data AddressValid to
ALE Low
Program Address Hold
After ALE Low
Address Hold After ALE
Low MOVX Write
Address Hold After ALE
Low MOVX Read
ALE Low to Valid
Instruction In
ALE Low to
PSEN
Low
PSEN
Pulse Width for
Program Fetch
t
AVLL
ns
t
AVLL2
0.5t
CLCL
- 4
0.5t
CLCL
- 4
1.5t
CLCL
- 5
0.5t
CLCL
- 2
t
CLCL
- 2 +
t
STC3
t
CLCL
- 2
0.5t
CLCL
- 2 +
t
STC3
0.5t
CLCL
- 8
0.5t
CLCL
- 8 +
t
STC4
0.5t
CLCL
- 8 +
t
STC4
2.5t
CLCL
-
20
2.5t
CLCL
-
20
0.5t
CLCL
- 6
ns
t
AVLL3
ns
t
LLAX
0.5t
CLCL
- 8
1.5t
CLCL
- 8
1.5t
CLCL
- 8
+ t
STC4
1.5t
CLCL
- 8
+ t
STC4
2.5t
CLCL
- 8
2.5t
CLCL
- 8
+ t
STC4
2.5t
CLCL
- 8
+ t
STC4
0.5t
CLCL
- 8
0.5t
CLCL
- 8 +
t
STC4
0.5t
CLCL
- 8 +
t
STC4
ns
t
LLAX2
0.5t
CLCL
- 8
+ t
STC4
0.5t
CLCL
- 8
+ t
STC4
ns
t
LLAX3
ns
t
LLIV
ns
t
LLPL
1.5t
CLCL
- 6
ns
t
PLPH
t
CLCL
- 5
t
CLCL
- 5
2t
CLCL
- 5
t
CLCL
- 5
2t
CLCL
- 5
ns
4 of 47
DS89C420 Ultra-High-Speed Microcontroller
1 CYCLE
PARAMETER
SYMBOL
PAGE MODE 1
MIN
PSEN
Low to Valid
Instruction In
Input Instruction Hold After
PSEN
Input Instruction Float After
PSEN
Port 0 Address to Valid
Instruction In
Port 2 Address to Valid
Instruction In
PSEN
Low to Port 0
Address Float
RD
Pulse Width (P3.7)
(Note 2)
WR
Pulse Width (P3.6)
(Note 2)
RD
(P3.7) Low to Valid
Data In (Note 2)
Data Hold After
RD
(P3.7)
t
PLIV
MAX
t
CLCL
- 18
MIN
2 CYCLE
PAGE MODE 1
MAX
t
CLCL
- 18
MIN
4 CYCLE
PAGE MODE 1
MAX
2t
CLCL
- 18
PAGE MODE 2
MIN
MAX
t
CLCL
- 18
NON-PAGE MODE
MIN
MAX
2t
CLCL
- 18
UNITS
ns
t
PXIX
0
0
0
0
0
ns
t
PXIZ
t
CLCL
- 5
1.5t
CLCL
-
20
1.5t
CLCL
-
18
2.5t
CLCL
-
18
t
CLCL
- 5
ns
t
AVIV0
3t
CLCL
- 20
3.5t
CLCL
-
20
0
ns
t
AVIV2
t
CLCL
- 18
3t
CLCL
- 20
ns
t
PLAZ
t
CLCL
- 5 +
t
STC1
t
CLCL
- 5 +
t
STC1
t
CLCL
- 15 +
t
STC1
0
0
t
CLCL
- 5 +
t
STC1
t
CLCL
- 5 +
t
STC1
t
CLCL
- 15 +
t
STC1
0
2t
CLCL
- 5 +
t
STC1
2t
CLCL
- 5 +
t
STC1
2t
CLCL
- 15
+ t
STC1
0
2t
CLCL
- 5 +
t
STC1
2t
CLCL
- 5 +
t
STC1
0
ns
t
RLRH
2t
CLCL
- 5 +
t
STC1
2t
CLCL
- 5 +
t
STC1
2t
CLCL
- 15
+ t
STC1
0
2t
CLCL
- 15
+ t
STC1
ns
t
WLWH
ns
t
RLDV
ns
t
RHDX
ns
Data Float After
RD
(P3.7)
MOVX ALE Low to Input
Data Valid (Note 2)
Port 0 Address to Valid
Data In (Note 2)
t
RHDZ
t
CLCL
- 5
2.5t
CLCL
-
20 + t
STC1
3t
CLCL
- 20
+ t
STC1
t
CLCL
- 5
2.5t
CLCL
-
20 + t
STC1
3t
CLCL
- 20
+ t
STC1
ns
t
LLDV
ns
t
AVDV0
ns
5 of 47
京公网安备 11010802033920号
EEWORLD
