530HB1371M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530HB1371M00DGR

530HB1371M00DGR: DescriptionCMOS/TTL Output Clock Oscillator, 1371MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530HB1371M00DGR Overview

CMOS/TTL Output Clock Oscillator, 1371MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530HB1371M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1371 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

MAX233-233A multi-channel data interface circuit

Interface circuit between CMOS and switching amplifier b

Intermittent cycle control start and stop circuit 5a

Telephone handset encoding circuit

TPS201 practical example circuit diagram

22 commonly used diode single-phase rectifier circuits Figure 4

Good information on clock division: ...; 至芯科技FPGA大牛 FPGA/CPLD

Let’s practice together in 2021 + a great year!: 2021 is a new start. This year, the electronics industry faces new challenges, both in terms of physical and economic aspects. In general, more consumption and boosting the economy can better serve th...; samhuang8204 Talking

[Project Outsourcing] FPGA-based RAID card design: Project requirements:Develop a redundant disk array card with 4 SATA hard disks based on Xilinx Kintex7 325T, and communicate with the PC through the PCIe 2.0 X8 interface. See the attachedSATA3.0 int...; yuehua1411 FPGA/CPLD

About 430f149sram expansion: I am a 430 newbie. I have read some information in the past two days, but I have not seen any application of external RAM expansion. I would like to ask, which port does 430 use to expand external RAM...; leungpokit Microcontroller MCU

Rf_Calc includes communication distance calculation, etc.: Last night I made a little tool to make calculations easier for everyone! No need to write! Welcome to use it, please correct any bugs, thank you! Rf Calc includes the following functions: ① mW to dBm...; qwerttyy RF/Wirelessly

Using I2C with Beaglebone Black: [align=left]Post source: [url=http://blog.csdn.net/wyt2013/article/details/16874823]http://blog.csdn.net/wyt2013/article/details/16874823[/url][/align][align=left]In this article, I will use BBB's I2C...; 刘东丽 DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components