C8051T622/623/326/327
Full Speed USB EEPROM MCU Family
USB Function Controller
High-Speed 8051 µC Core
-
-
-
-
-
-
-
-
-
-
-
-
-
-
USB specification 2.0 compliant
Full speed (12 Mbps) or low speed (1.5 Mbps) operation
Integrated clock recovery; no external oscillator required for full speed or
low speed
Supports six flexible endpoints
256-byte USB buffer memory
Integrated transceiver; no external resistors required
-
-
-
-
-
-
-
-
Pipelined instruction architecture; executes 70% of instructions in 1 or 2
system clocks
Up to 48 MIPS throughput with 48 MHz clock
Expanded interrupt handler
Digital Peripherals
Up to 16 port I/O with high sink current capability
Hardware enhanced SPI™, SMBus™, and two enhanced UART serial
ports
Four general purpose 16-bit counter/timers
16-bit programmable counter array (PCA) with five capture/compare
modules and enhanced PWM functionality
Two internal oscillators:
•
48 MHz: ±0.25% accuracy with clock recovery enabled.
Supports all USB and UART modes
•
80/40/20/10 kHz low frequency, low power
External oscillator: Crystal, RC, C, or CMOS Clock
Can switch between clock sources on-the-fly; useful in power saving
modes
4x4 mm QFN24
5x5 mm QFN28
On-Chip Debug
C8051F34A can be used as code development platform; Complete
development kit available
On-chip debug circuitry facilitates full speed, nonintrusive in-system
debug
Provides breakpoints, single stepping, inspect/modify memory and regis-
ters
1280 bytes internal data RAM (256 + 1024)
16 kB byte-programmable EPROM code memory
EPROM can be programmed from firmware running on the device
Clock Sources
Memory
-
-
-
-
Supply Voltage: 1.8 to 5.25 V
On-chip LDO for internal core supply
Built-in supply voltage monitor
Package Options
Temperature Range: –40 to +85 °C
Power On
Reset
Reset
CIP-51 8051
Controller Core
16k/8k Byte OTP
Program Memory
256 Byte SRAM
Port I/O Configuration
VIO
1
P0.0
P0.1
P0.2
P0.3
P0.4
P0.5
P0.6
P0.7
P1.0
P1.1
P1.2
P1.3
P1.4
P1.5
P1.6
2
Digital Peripherals
UART0
UART1
Timers 0,
1, 2, 3
PCA/
WDT
SMBus
Port 0
Drivers
Priority
Crossbar
Decoder
C2CK/RST
Debug /
Programming
Hardware
C2D
In-system
Programming
Hardware
VPP
1024 Byte XRAM
SPI
Peripheral Power
Port 1
Drivers
REGIN
VDD
GND
Voltage
Regulator
Crossbar Control
Regulator
Port 2
Drivers
Core Power
SFR
Bus
P2.0/C2D
System Clock Setup
XTAL1
XTAL2
External Oscillator
Internal Oscillator
Clock
Recovery
Low Freq.
Oscillator
Note 1: Not available on C8051T327 devices.
Note 2: Not available on C8051T326/7 devices.
USB Peripheral
D+
D-
VBUS
Full / Low
Speed
Transceiver
Controller
256 Byte
RAM
USB
Copyright © 2011 by Silicon Laboratories
01.21.11
C8051T622/623/326/327
Full Speed USB EEPROM MCU Family
Product Selection Guide
Calibrated Internal 48 MHz Oscillator
USB with 256 Bytes Endpoint RAM
EPROM Code Memory (Bytes)
Separate Port I/O Supply (V
IO
)
Programmable Counter Array
Supply Voltage Regulator
Internal 80 kHz Oscillator
Ordering Part Number
Digital Port I/Os
Timers (16-bit)
Enhanced SPI
MIPS (Peak)
RAM (Bytes)
SMBus/I
2
C
Lead-Free (RoHS Compliant)
C8051T622-GM
C8051T623-GM
C8051T326-GQ
2
C8051T327-GM
3
Notes:
48
48
48
48
16k
1
8k
16k
1
16k
1
1280
1280
1280
1280
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
UARTs
2
2
2
2
4
4
4
4
Y
Y
Y
Y
16
16
15
15
Y
Y
Y
N
Y
Y
Y
Y
QFN24
QFN24
QFN28
QFN28
1.
512 bytes reserved for factory use.
2.
Pin compatible with the C8051F326-GM.
3.
Pin compatible with the C8051F327-GM.
Selected Electrical Charasteristics
Parameter
Supply Voltage
SYSCLK
(System Clock)
Specified
Operating
Temp Range
Voltage Regulator (REG0)
Input Voltage
Range
Output Voltage
(V
DD
)
Output Current
Output Current = 1 to 100 mA
2.7
3.3
—
—
3.45
—
5.25
3.6
100
V
V
mA
Conditions
Regulator1 in Normal Mode
Regulator1 in Bypass Mode
Min
1.8
1.75
0
–40
Typ
3.0
—
—
—
Max Units
3.6
1.9
48
+85
V
V
MHz
°C
C8051T62x Development Kit
USB
Copyright © 2011 by Silicon Laboratories
Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.
Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders
Package
01.21.11