SN74H52N datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> SN74H52N

SN74H52N: DescriptionTTL/H/L SERIES, 9-INPUT AND-OR GATE, PDIP14; Categorylogic logic; File Size67KB，3 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

SN74H52N Overview

TTL/H/L SERIES, 9-INPUT AND-OR GATE, PDIP14

SN74H52N Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Texas Instruments
package instruction	DIP, DIP14,.3
Reach Compliance Code	not_compliant
Other features	2-3-2-2 INPUT; WITH EXPAND INPUT
series	TTL/H/L
JESD-30 code	R-PDIP-T14
length	19.305 mm
Load capacitance (CL)	25 pF
Logic integrated circuit type	AND-OR GATE
Number of functions	1
Number of entries	9
Number of terminals	14
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP14,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Maximum supply current (ICC)	31 mA
propagation delay (tpd)	15 ns
Certification status	Not Qualified
Schmitt trigger	NO
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	TTL
Temperature level	COMMERCIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7.62 mm

SN74H52N Related Products

	SN74H52N	SN54H52J	SN54H52W
Description	TTL/H/L SERIES, 9-INPUT AND-OR GATE, PDIP14	TTL/H/L SERIES, 9-INPUT AND-OR GATE, CDIP14	IC TTL/H/L SERIES, 9-INPUT AND-OR GATE, CDFP14, Gate
Is it lead-free?	Contains lead	Contains lead	Contains lead
Is it Rohs certified?	incompatible	incompatible	incompatible
Maker	Texas Instruments	Texas Instruments	Texas Instruments
Reach Compliance Code	not_compliant	not_compliant	not_compliant
Other features	2-3-2-2 INPUT; WITH EXPAND INPUT	2-3-2-2 INPUT; WITH EXPAND INPUT	2-2-2-3 INPUT; WITH EXPAND INPUT; CENTER PIN VCC AND GND
series	TTL/H/L	TTL/H/L	TTL/H/L
JESD-30 code	R-PDIP-T14	R-GDIP-T14	R-GDFP-F14
length	19.305 mm	19.56 mm	9.21 mm
Load capacitance (CL)	25 pF	25 pF	25 pF
Logic integrated circuit type	AND-OR GATE	AND-OR GATE	AND-OR GATE
Number of functions	1	1	1
Number of entries	9	9	9
Number of terminals	14	14	14
Maximum operating temperature	70 °C	125 °C	125 °C
Minimum operating temperature	-	-55 °C	-55 °C
Package body material	PLASTIC/EPOXY	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED
encapsulated code	DIP	DIP	DFP
Encapsulate equivalent code	DIP14,.3	DIP14,.3	FL14,.3
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	IN-LINE	FLATPACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Maximum supply current (ICC)	31 mA	31 mA	31 mA
propagation delay (tpd)	15 ns	15 ns	15 ns
Certification status	Not Qualified	Not Qualified	Not Qualified
Schmitt trigger	NO	NO	NO
Maximum seat height	5.08 mm	5.08 mm	2.03 mm
Maximum supply voltage (Vsup)	5.25 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.75 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V
surface mount	NO	NO	YES
technology	TTL	TTL	TTL
Temperature level	COMMERCIAL	MILITARY	MILITARY
Terminal form	THROUGH-HOLE	THROUGH-HOLE	FLAT
Terminal pitch	2.54 mm	2.54 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	7.62 mm	7.62 mm	6.29 mm
package instruction	DIP, DIP14,.3	-	DFP, FL14,.3

Recommended Resources

Several trigger circuits using resistor-capacitor phase shifting f

Ionization alarm circuit

Battery charger circuit diagram using TT3356A

400HZ signal source circuit diagram

Practical One Belt Two Telephone Expansion Adapter Circuit Diagram

Inverter circuit 11

The sadness and helplessness of a female programmer: The sadness and helplessness of a female programmer. To be honest, I am really tired. I work hard and hard, struggle with men, stay up late and work overtime until the early morning, and am exhausted ...; tiankai001 Talking

Startup Code: Can anyone explain what this code means?IF :DEF:__MICROLIBEXPORT __initial_spEXPORT __heap_baseEXPORT __heap_limitELSEIMPORT __use_two_region_memoryEXPORT __user_initial_stackheap__user_initial_stackh...; xinbako stm32/stm8

Understanding of FPGA DCM clock management unit: Looking at the Xilinx Datasheet, you will notice that Xilinx FPGAs do not have PLLs. In fact, DCM is a time management unit. ----------------------------------------------------- [b]DCM Overview[/b] D...; sadlife1000 FPGA/CPLD

TI Electronic Design Contest --- TI Component Comparison Table for Electronic Contest: TI Electronic Design Contest --- TI Component Comparison Table for Electronic Contest[[i] This post was last edited by qwqwqw2088 on 2013-7-11 23:13 [/i]]...; qwqwqw2088 Analogue and Mixed Signal

ADC0 and ADC1 sample signals separately, how to write interrupts? [LM3S]: Should the base addresses of ADC be ADC0_BASE andADC1_BASE respectively, or should they be unified asADC_BASE? Also, should interrupts be written for both modules or just one? I'm a little dizzy after...; 喜鹊王子 Microcontroller MCU

CAM Training Manual: Practical Information---CAM Training Manual...; frozenviolet Industrial Control Electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components