EEWORLDEEWORLDEEWORLD

Part Number

Search

2200FA3F00422MA

Description
Strain Guage Sensor, Absolute, -15Psi Min, 15Psi Max, 0.25%, 0.10-5.10V, Cylindrical
CategoryThe sensor    Sensor/transducer   
File Size507KB,4 Pages
ManufacturerGems Sensors & Controls
Download Datasheet Parametric View All

2200FA3F00422MA Overview

Strain Guage Sensor, Absolute, -15Psi Min, 15Psi Max, 0.25%, 0.10-5.10V, Cylindrical

2200FA3F00422MA Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Reach Compliance Codeunknow
Maximum accuracy(%)0.25%
shellSTAINLESS STEEL
Nominal offset0.10V
Maximum operating temperature80 °C
Minimum operating temperature-20 °C
Output range0.10-5.10V
Output typeANALOG VOLTAGE
Package Shape/FormCYLINDRICAL
port type7/16 MALE
Maximum pressure range15 Psi
Minimum pressure range-15 Psi
Pressure sensing modeABSOLUTE
Sensor/Transducer TypePRESSURE SENSOR,STRAIN GUAGE
Maximum supply voltage35 V
Minimum supply voltage1.5 V
Termination typePLASTIC CABLE GLAND
Base Number Matches1
Privileged Classmate 2020 Video Tutorial "Learning Verilog by Coding (FPGA Tools and Syntax)"
B station video collection: https://www.bilibili.com/video/BV1Ve411x75W?from=searchseid=71364886936769315Whether it is digital IC design or FPGA development, Verilog is the most basic and important ne...
ove学习使我快乐 FPGA/CPLD
Who has the inverter design related information and schematics, thank you
[email]zjjone1023@163.com[/email]...
zjjone1023 Industrial Control Electronics
Analog Circuit Troubleshooting
[i=s]This post was last edited by qwqwqw2088 on 2021-11-1 08:18[/i]Analog circuit fault diagnosis is a very complex task. This book explains the common methods of analog circuit fault diagnosis, which...
qwqwqw2088 Power technology
Can you guys help me see if this thing can be done with CPLD?
B in the figure is the ADC sampling chip, the sampling rate is 500K, each sampling value is 16 bits, and the ADC interface is a three-wire SPI interface.There are 10 ADCs in total. To combine the samp...
dsp_comm FPGA/CPLD
Motor current sampling
[Ask if you don't understand] This is a partial circuit diagram of a motor driver that I recently came across. What I don't understand is [1] The output in the diagram is the current of one phase from...
shaorc Integrated technical exchanges
Is it better to use the EMIF port or the HPI port of the DSP to transmit data from FPGA to DSP?
The data collected by AD is transmitted to FPGA, and then FPGA transmits it to DSP (TMS320C6416T). The data rate required for transmission is 12MByte/s.The DSP board is a development board from Hezhon...
dsp_comm FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2145  2799  2095  290  1354  44  57  43  6  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号