531UA1218M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531UA1218M00DG

531UA1218M00DG: DescriptionCMOS/TTL Output Clock Oscillator, 1218MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531UA1218M00DG Overview

CMOS/TTL Output Clock Oscillator, 1218MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531UA1218M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1218 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Eight-way flashing light string circuit

Z80 clock circuit diagram

L561 monolithic integrated phase locked loop circuit diagram

Single-stage record-and-play voice circuit

Temperature measurement and control circuit controlled by 89C2051

UM95088 telephone circuit diagram

Evaluate the air purifiers around you and contribute to the health of more people! [Awards have been issued]: [font=微软雅黑][size=3]This morning I posted a discussion about [url=https://bbs.eeworld.com.cn/thread-509303-1-1.html]whether to buy an air purifier or a fresh air system[/url], and I was quite touched b...; eric_wang DIY/Open Source Hardware

The compile buttons of my modelsim and modelsim-altera are both gray: The compile buttons of my modelsim and modelsim-altera are both gray. Can any experts please tell me how to solve this problem? Thank you! I searched on Baidu, but it doesn't work....; chenbingjy FPGA/CPLD

Taxi Fare Meter Based on CPLD／FPGA: Abstract: This paper introduces the composition and working principle of the taxi meter system, and briefly describes the design concept and implementation process of the digital system using a single...; songbo FPGA/CPLD

Electrical control problems: 1. Use a self-resetting normally open button; 2. You can use any number of relays (ordinary relays). Requirements: Control a light bulb. Press the button once, the light turns on; press it again, the ...; huchuan987 MCU

Why are the components on the Siemens PS307 power supply so difficult to remove?: I would like to ask why the plug-in components on the Siemens PS307 power supply circuit board are so difficult to remove. I used a constant temperature soldering iron to remove them for a long time, ...; sunboy25 Power technology

Pingtou Ge RVB2601 Review: Introduction to OLED and LVGL Transplantation: 1. Introduction to OLED: Our screen uses a resolution of 128*64 , and the driver IC should be SSD1306 , which just supports 129*64 , but it is a monochrome screen and uses the spi interface.首先初始化io口：c...; xiyue521 Domestic Chip Exchange

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components