EEWORLDEEWORLDEEWORLD

Part Number

Search

530WA819M000DGR

Description
CMOS/TTL Output Clock Oscillator, 819MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530WA819M000DGR Overview

CMOS/TTL Output Clock Oscillator, 819MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530WA819M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency819 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
EEWORLD University ---- Atmel: Deployment of the Internet of Things
Atmel: Deployment of the Internet of Things : https://training.eeworld.com.cn/course/84Low-power, high-efficiency, and easy-to-use microprocessors are an essential part of the Internet of Things. Engi...
dongcuipin Talking
《Principles, Development and Application of DSP Chips》
Someone in the forum uploaded some chapters of "Principles and Development and Application of DSP Chips". This is a scanned version of the entire book, which is relatively complete....
kooking DSP and ARM Processors
[Practical Book] ADS High-Speed Circuit Signal Integrity Application Examples
This book mainly introduces the method of using ADS software for high-speed circuit signal integrity design, including 13 engineering cases, and details the design and analysis methods of transmission...
arui1999 Download Centre
Question D: How to implement the information forwarding function?
[i=s]This post was last edited by paulhyde on 2014-9-15 09:07[/i] As the title says. . Do you have any ideas for the specific design?...
luyonk Electronics Design Contest
EEWORLD University Hall ---- Deep Learning Theory (National Taiwan University Li Hongyi, Chinese)
Deep Learning Theory (National Taiwan University, Li Hongyi, Chinese) : https://training.eeworld.com.cn/course/4922Reprinted from: Reprinted from: https://www.youtube.com/watch?v=KKT2VkTdFyclist=PLJV_...
木犯001号 Industrial Control Electronics
Where can I find the download address for win ce .net 4.2?
Where can I find the download address for win ce .net 4.2? Can anyone help me? I need it urgently....
swimmcat Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2177  139  2521  2802  502  44  3  51  57  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号