EEWORLDEEWORLDEEWORLD

Part Number

Search

530EA728M000DGR

Description
LVPECL Output Clock Oscillator, 728MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530EA728M000DGR Overview

LVPECL Output Clock Oscillator, 728MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EA728M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency728 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
[Repost] There is a country on earth that is suspected to be communist
[i=s]This post was last edited by wangfuchong on 2014-4-28 21:59[/i] I don’t know if it’s true or not, please correct me. [align=left][align=left][color=rgb(62, 62, 62)][font=宋体][size=16px][img]http:/...
wangfuchong Talking
Competition Sharing 1: RSL10 Bluetooth SoC Development Environment Construction
1. Download the installation package and install the software Link: https://pan.baidu.com/s/11sNsl0OLZlE8DNI9uOyxYQ Extraction code: txk5 2. Install 3 packs (1) Open ON Semiconductor IDE and select CM...
Justice_Gao onsemi and Avnet IoT Innovation Design Competition
How to monitor equipment based on GMS segment information service?
How to monitor devices based on GMS segment information service? If I have several switches and connect them in a series, how can I monitor their connectivity status? Please give me some ideas....
fklfkl Embedded System
Ask a question
An array, such as int iii[200]. By default, is it allocated to the .data segment or the .bss segment? Is an array considered initiated?Thanks!...
sukit_bbs Analogue and Mixed Signal
CC3200 LaunchPad owners: assemble!
Considering that most people buy CC3200 LaunchPad, let's start with the first wave: CC3200 LaunchPad Please follow the thread: 1. What do you want to learn? 2. How do you want to learn? 3. What kind o...
soso RF/Wirelessly
IR2110 half-bridge driver circuit problem
I've been using ir2110 as a driver for MOS tubes recently. Now the waveform coming out of the low end of IR2110 is good, but the high end waveform is wrong. It seems that it's not very clear if I uplo...
樊旭超 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2319  762  1877  1260  1817  47  16  38  26  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号