EEWORLDEEWORLDEEWORLD

Part Number

Search

530AB1367M00DG

Description
LVPECL Output Clock Oscillator, 1367MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530AB1367M00DG Overview

LVPECL Output Clock Oscillator, 1367MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AB1367M00DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1367 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
vxworks sound card driver
Dear vxworks experts, who can write a sound card driver for vxworks? Can the files in the sound folder under the Drv file in the installation directory be used directly as sound card drivers? I search...
louis0711 Real-time operating system RTOS
請問如何重編包含mdarm.c
請問如何重編包含mdarm.c 位在C:\WINCE420\PRIVATE\WINCEOS\COREOS\NK\KERNEL\ARM\...
何贵君 ARM Technology
Reference voltage tl431 Chinese data
Reference voltage tl431 Chinese data...
你妹 Power technology
Has anyone made the volume control chip M62429?
void AVjustVol(u8 Volume) {u8 i;Volume=87-Volume;VolDate=(u16)(Volume&0x7c); //装入衰减数; 双声道都有;VolDate=VolDate|(u16)((Volume&0x03)VolDate=VolDate|0x0600; GPIO_WriteBit(GPIOB, GPIO_Pin_7, Bit_RESET); GPIO...
mingjing stm32/stm8
About the keyboard display problem of 51 single chip microcomputer
#include"display.h" #include"keyscan.h" #include"12864.h" #include"delay.h" void display(void) { unsigned char x,y,a,first,end; unsigned char n = 0 ; int i; for( i=0;i=0)&&(a1) { first = first*10 + a;...
暮日落流年 51mcu
Can any kind person send me a schematic diagram of the minimum FPGA system (FPGA chip is preferably Altera's cyclone series...
Could any kindhearted person send me a schematic diagram of the minimum FPGA system (FPGA chip is preferably Altera's cyclone series)... Urgent! Urgent! Please send it to my email address [email]69218...
daifuqiang FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 478  1532  1803  831  659  10  31  37  17  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号