3GDW8-E-150M-60.000 datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 3GDW8-E-150M-60.000

3GDW8-E-150M-60.000: DescriptionLVDS Output Clock Oscillator, 60MHz Nom, DIP-8/4; CategoryPassive components oscillator; File Size109KB，1 Pages; ManufacturerEuroquartz; Websitehttp://www.euroquartz.co.uk/

Download Datasheet Parametric View All

3GDW8-E-150M-60.000 Overview

LVDS Output Clock Oscillator, 60MHz Nom, DIP-8/4

3GDW8-E-150M-60.000 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Euroquartz
Reach Compliance Code	compliant
Maximum control voltage	3 V
Minimum control voltage	0.3 V
maximum descent time	0.7 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	150 ppm
frequency stability	50%
Installation features	THROUGH HOLE MOUNT
Nominal operating frequency	60 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
Output load	50 OHM
physical size	12.8mm x 12.8mm x 5.08mm
longest rise time	0.7 ns
Maximum supply voltage	3.465 V
Minimum supply voltage	3.135 V
Nominal supply voltage	3.3 V
surface mount	NO
maximum symmetry	55/45 %

Preview

Download Datasheet

View All

EURO

QUARTZ

8 pin Dual-in-Line

Frequency range 38MHz to 640MHz

LVDS Output

Supply Voltage 3.3 VDC

Phase jitter 0.4ps typical

Pull range from ±30ppm to ±150ppm

GDW8 LVDS VCXO

750.0kHz to 800.0MHz

DESCRIPTION

GDW8VCXOs are packaged in an industry-standard, 8pin dual-in-line

package. Typical phase jitter for GDW series VCXOs is 2.35ps. Output

is LVDS. Applications include phase lock loop, SONET/ATM, set-top

boxes, MPEG , audio/video modulation, video game consoles and

HDTV.

SPECIFICATION

Frequency Range:

Supply Voltage:

Output Logic:

RMS Period Jitter:

Peak to Peak Jitter:

Phase Jitter:

Initial Frequency Accuracy:

Output Voltage HIGH (1):

Output Voltage LOW (0):

Pulling Range:

Control Voltage Range:

Temperature Stability:

Output Load:

Rise/Fall Times:

Duty Cycle:

Start-up Time:

Current Consumption:

Static Discharge Protection:

Storage Temperature:

Ageing:

Enable/Disable:

RoHS Status:

OUTLINE & DIMENSIONS

750kHz to 800.0MHz

3.3 VDC ±5%

LVDS

4.3ps typical

27.0ps typical

2.35ps typical

Tune to the nominal frequency

with Vc= 1.65 ±0.2VDC

1.4 Volts typical

1.1 Volts typical

From ±30ppm to ±150ppm

1.65 ±1.35 Volts

See table

50W into Vdd or Thevenin equiv.

0.5ns typ., 0.7ns max.

20% Vdd to 80% Vdd

50% ±5%

(Measured at Vdd-1.3V)

10ms maximum, 5ms typical

55mA typical, 60mA maximum

(At 202.50MHz)

2kV maximum

-55° to +150°C

±2ppm per year maximum

Not implemented - 4 pin package

Fully compliant or non compliant

PART NUMBERING

Example:

Supply Voltage

3 = +3.3V

Series Designator

GDW

RoHS Status

G = RoHs compliant

Blank = RoHS non-compliant

Stability over temperature range

(See table)

Pullability in ±ppm

Pullability determinator

N = minimum

M = maximum

T = Typical

Frequency in MHz

3GDWG-B-80N-60.000

FREQUENCY STABILITY

Stability Code Stability ±ppm Temp. Range

0°~+70°C

100

0°~+70°C

-40°~+85°C

100

-40°~+85°C

If non-standard frequency stability is required

Use ‘I’ followed by stability, i.e. I20 for ±20ppm

EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE

Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk

Recommended Resources

Op Amp and Analog Switching Rohn Compensator

Direction and speed control circuit diagram of shunt winding motor

Simple and easy-to-make door-controlled automatic lights

Three-way lantern controller circuit

Electric soldering iron automatic temperature adjustment circuit

SCR switching power supply

dsp2812 AD sampling sine wave: The sine wave based on dsp needs to raise the voltage before AD sampling, so how to get the original sine wave waveform? That is, including the waveform of negative voltage, thank you all for your hel...; lsy5680988 Microcontroller MCU

Wince application layer dynamic display problem: I am working on the main interface. Before the main interface is displayed, I have to do a lot of initialization processes, which of course will take time, so before the main interface is displayed, I...; hustcool Embedded System

Why do green lines appear when importing a PCB board from a schematic?: ...; 18720947897 PCB Design

C2000 Learning [3]: Create a new project: [i=s]This post was last edited by nemo1991 on 2015-3-20 10:46[/i] [align=left]1.1 Create a new empty project[/align][align=left]1. Start CCS v5 and select the workspace. [/align][align=left][/align] [...; nemo1991 Microcontroller MCU

Effects of Interference on CDMA Mobile Phone Receiver Testing: When testing mobile phones, it is important to understand the possible sources of interference signals and their effects on the front end of the phone. This can help determine the sensitivity of the r...; fly RF/Wirelessly

Verilog state machine programming skills: Verilog state machine programming skills...; zxopenljx FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components