EEWORLDEEWORLDEEWORLD

Part Number

Search

3GDW64-A-80M-0.750

Description
LVDS Output Clock Oscillator, 0.75MHz Nom, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size155KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Download Datasheet Parametric View All

3GDW64-A-80M-0.750 Overview

LVDS Output Clock Oscillator, 0.75MHz Nom, SMD, 6 PIN

3GDW64-A-80M-0.750 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerEuroquartz
Reach Compliance Codecompliant
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION
Maximum control voltage3 V
Minimum control voltage0.3 V
maximum descent time0.7 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate80 ppm
frequency stability25%
Installation featuresSURFACE MOUNT
Nominal operating frequency0.75 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typeLVDS
Output load50 OHM
physical size11.4mm x 9.6mm x 4.7mm
longest rise time0.7 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
EURO
QUARTZ
11.4 x 9.6 x 4.7mm 6 pad SMD
Frequency range 750kHz to 800MHz
LVDS Output
Supply Voltage 3.3 VDC
Phase jitter 2.35ps typical
Pull range from ±30ppm to ±150ppm
GDW64 LVDS VCXO
750.0kHz to 800.0MHz
DESCRIPTION
GDW64 VCXOs are packaged in a 6 pad 11.4 x 9.6mm SMD
package. Typical phase jitter for GDW series VCXOs is 2.35ps. Output
is LVDS. Applications include phase lock loop, SONET/ATM, set-top
boxes, MPEG , audio/video modulation, video game consoles and
HDTV.
SPECIFICATION
Frequency Range:
Supply Voltage:
Output Logic:
RMS Period Jitter:
Peak to Peak Jitter:
Phase Jitter:
Initial Frequency Accuracy:
Output Voltage HIGH (1):
Output Voltage LOW (0):
Pulling Range:
Control Voltage Range:
Temperature Stability:
Output Load:
Rise/Fall Times:
Duty Cycle:
Start-up Time:
Current Consumption:
Static Discharge Protection:
Storage Temperature:
Ageing:
Enable/Disable:
RoHS Status:
OUTLINE & DIMENSIONS
750kHz to 800.0MHz
3.3 VDC ±5%
LVDS
4.3ps typical
27.0ps typical
2.35ps typical
Tune to the nominal frequency
with Vc= 1.65 ±0.2VDC
1.4 Volts typical
1.1 Volts typical
From ±30ppm to ±150ppm
1.65 ±1.35 Volts
See table
50W into Vdd or Thevenin equiv.
0.5ns typ., 0.7ns max.
20% Vdd to 80% Vdd
50% ±5%
(Measured at Vdd-1.3V)
10ms maximum, 5ms typical
55mA typical, 60mA maximum
(At 202.50MHz)
2kV maximum
-55° to +150°C
±2ppm per year maximum
See table
Fully compliant or non compliant
PART NUMBERING
FREQUENCY STABILITY
Stability Code Stability ±ppm Temp. Range
A
25
0°~+70°C
B
50
0°~+70°C
C
100
0°~+70°C
D
25
-40°~+85°C
E
50
-40°~+85°C
F
100
-40°~+85°C
If non-standard frequency stability is required
Use ‘I’ followed by stability, i.e. I20 for ±20ppm
ENABLE/DISABLE FUNCTION
Tristate Pad
Status
Not connected
Below 0.3Vdd
(Ref. to ground)
Above 0.7Vdd
(Ref. to ground)
Output Status
LVDS and Complimentary LVDS enabled
Both outputs are disabled (high impedance)
Both outputs are enabled
Example:
3GDW64G-B-80N-60.000
Supply Voltage
3 = +3.3V
Series Designator
GDW64
RoHS Status
G = RoHs compliant
Blank = RoHS non-compliant
Stability over temperature range
(See table)
Pullability in ±ppm
Pullability determinator
N = minimum
M = maximum
T = Typical
Frequency in MHz
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk
Project Outsourcing
Project outsourcing: Platform RK2706B --> Function: Plug into PC and map it as a USB disk. However, if the user wants to copy something to the disk, he must enter a password. It is best to have a dial...
158675811 Embedded System
STM32F103UART2 strange problem
Today, I debugged the STM32 circuit board and found that after burning the program into the chip, I found that UART2 can send and receive data normally when JLink is not unplugged. When JLink is unplu...
niuhuang123 stm32/stm8
Development of virtual CD-ROM drive under Vista
Please give some examples or hints....
zhulinfeng6789 Embedded System
Design of an Error Amplifier for Active Voltage Down Control
Design of an Error Amplifier for Active Voltage Down Control...
linda_xia Analog electronics
Design of Video Monitoring Terminal Software
The monitoring terminal software of the video server is divided into three parts according to its functions: video acquisition, compression, and transmission. The development of this software is based...
wuyugwz Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2833  525  1557  1838  2763  58  11  32  38  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号