EEWORLDEEWORLDEEWORLD

Part Number

Search

325-6010-C05

Description
Board Connector, 70 Contact(s), 7 Row(s), Male, Right Angle, Solder Terminal
CategoryThe connector    The connector   
File Size274KB,2 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

325-6010-C05 Overview

Board Connector, 70 Contact(s), 7 Row(s), Male, Right Angle, Solder Terminal

325-6010-C05 Parametric

Parameter NameAttribute value
MakerAmphenol
Reach Compliance Codeunknown
Other featuresPANEL MOUNTABLE, POLARIZED
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD (30)
Contact point genderMALE
DIN complianceNO
Filter functionNO
IEC complianceNO
MIL complianceNO
Manufacturer's serial number325
Mixed contactsNO
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of rows loaded7
OptionsGENERAL PURPOSE
Termination typeSOLDER
Total number of contacts70
DSP novice kneels down to ask how to learn DSP!!!
How should I start learning? I want to do some industrial control, F2812. Should I start by writing header files and .cmd files? How should I write them? I hope the experts can giveme some advice....
ceci DSP and ARM Processors
Detailed explanation of STM32 DFU file generation
Recently, it seems that many people are asking about the use of DFU files. We just studied it and would like to tell you how to use it. The first step is to prepare the files to be converted, in bmp a...
thinkz stm32/stm8
PLL settings for st7LITE05
I can't find the PLL selection byte in the ST7FLITE05.H header file of st7lite05. How can I solve this problem? How can I implement PLL to make the CPU work at 8MHz?...
xia_23 stm32/stm8
Ask for help from a master to assemble PIC12F
12F629, I am a novice, I wrote a program to require GP0 to detect input, then GP1 output. START CLRF GPIO ; Initialize GPIO BCF STATUS, RP0 ; Select Bank0 MOVLW 07h ; Set GP to digital IO MOVWF CMCON ...
dtxiaozilong Microchip MCU
[FPGA learning series - AS and JTAG, sof and pof]
[align=left][size=6]Because FPGA is an SRAM structure, which is different from the ROM structure of CPLD, the FPGA code is lost after power failure, and an external configuration chip is required. Whe...
白丁 FPGA/CPLD
【Play with C2000 Launchpad】Rookie LESSON9-Clock
Clock is an indispensable part of DSP and a necessary condition for its operation. Clock input: There are many clock options for the 280x series DSP, including: (1) Crystal input through X1 and X2: CL...
常见泽1 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1624  1882  2587  1508  1862  33  38  53  31  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号