530MB887M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530MB887M000DG

530MB887M000DG: DescriptionLVPECL Output Clock Oscillator, 887MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530MB887M000DG Overview

LVPECL Output Clock Oscillator, 887MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MB887M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	887 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Single-phase power factor measuring instrument circuit a

UCN5804B four-phase stepper motor driver circuit

Simple water pump automatic controller circuit

Bidirectional thyristor zero-crossing switch circuit diagram

Music control lantern circuit

Inclination sensor thermal wire circuit diagram a

What is 802.11ay?: 802.11ay is the next generation Wi-Fi standard that defines a new physical layer for 802.11 networks to operate in the 60 GHz millimeter wave spectrum. It will be an extension of the existing 802.11ad...; 石榴姐 RF/Wirelessly

Free sample experience: EEworld invites you to play with TI's new op amp - OPA388 (awards have been awarded): [size=5][url=https://bbs.eeworld.com.cn/thread-528483-1-1.html]>>Awards: Free sample experience: EEworld invites you to play with TI's new op amp - OPA388[/url][/size][size=5] [/size] [url=https://bbs...; EEWORLD社区 Analogue and Mixed Signal

Qingyuefeng Easy Tour Drawing Principle Library: 1. The language can be edited directly > change 2. The schematic library is simple and direct to create ctrl+N, 3. The overall and local movement of the schematic library device editing is quick, the ...; tsingyue PCB Design

Common numerical types and representation methods: In daily life, we often use numbers in the decimal system, such as our salary of 3,000 yuan, the price of vegetables in the market of 1.5 yuan per kilogram, etc. The reason why it is called decimal is...; 一世轮回 Test/Measurement

Use registers to write a delay program of 8MS: Using 89C51, crystal oscillator 12M write delay 8MS program 4000=0FA0H exceeds the range that an 8-bit register can accommodate, so two registers R4 and R3 are used to store high byte 0FH and low byte...; stephenliu Embedded System

I am currently learning to use IAR and proteus to simulate arm7: I'm learning to use IAR and proteus to simulate arm7, but I can't do it myself. I used to be able to simulate 51, but now when I simulate arm7, I get an error when I choose joint debugging.Does anyone...; laidawang ARM Technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components